Invention Application
- Patent Title: SPECULATIVE INSTRUCTION WAKEUP TO TOLERATE DRAINING DELAY OF MEMORY ORDERING VIOLATION CHECK BUFFERS
-
Application No.: US16671097Application Date: 2019-10-31
-
Publication No.: US20200319889A1Publication Date: 2020-10-08
- Inventor: John Kalamatianos , Susumu Mashimo , Krishnan V. Ramani , Scott Thomas Bingham
- Applicant: Advanced Micro Devices, Inc.
- Applicant Address: US CA Santa Clara
- Assignee: Advanced Micro Devices, Inc.
- Current Assignee: Advanced Micro Devices, Inc.
- Current Assignee Address: US CA Santa Clara
- Main IPC: G06F9/38
- IPC: G06F9/38 ; G06F9/30

Abstract:
A technique for speculatively executing load-dependent instructions includes detecting that a memory ordering consistency queue is full for a completed load instruction. The technique also includes storing data loaded by the completed load instruction into a storage location for storing data when the memory ordering consistency queue is full. The technique further includes speculatively executing instructions that are dependent on the completed load instruction. The technique also includes in response to a slot becoming available in the memory ordering consistency queue, replaying the load instruction. The technique further includes in response to receiving loaded data for the replayed load instruction, testing for a data mis-speculation by comparing the loaded data for the replayed load instruction with the data loaded by the completed load instruction that is stored in the storage location.
Public/Granted literature
- US11113065B2 Speculative instruction wakeup to tolerate draining delay of memory ordering violation check buffers Public/Granted day:2021-09-07
Information query