- 专利标题: Method for gate stack formation and etching
-
申请号: US16782680申请日: 2020-02-05
-
公开(公告)号: US12009430B2公开(公告)日: 2024-06-11
- 发明人: Sergey Voronin , Christopher Catano , Sang Cheol Han , Shyam Sridhar , Yusuke Yoshida , Christopher Talone , Alok Ranjan
- 申请人: Tokyo Electron Limited
- 申请人地址: JP Tokyo
- 专利权人: Tokyo Electron Limited
- 当前专利权人: Tokyo Electron Limited
- 当前专利权人地址: JP Tokyo
- 代理机构: Egan, Enders & Huston LLP.
- 主分类号: H01L29/78
- IPC分类号: H01L29/78 ; H01L21/02 ; H01L21/3065 ; H01L21/3213 ; H01L29/66
摘要:
Residue at the base of a feature in a substrate to be etched is limited so that improved profiles may be obtained when forming vertical, narrow pitch, high aspect ratio features, for example fin field effect transistor (FinFET) gates. A thin bottom layer of the feature is formed of a different material than the main layer of the feature. The bottom material may be comprised of a material that preferentially etches and/or preferentially oxidizes as compared to the main layer. The bottom layer may comprise silicon germanium. The preferential etching characteristics may provide a process in which un-etched residuals do not remain. Even if residuals remain, after etch of the feature, an oxidation process may be performed. Enhanced oxidation rates of the bottom material allow any remaining residual to be oxidized. Plasma oxidation may be used. The oxidized material may then be removed by utilizing standard oxide removal mechanisms.
公开/授权文献
- US20200273992A1 METHOD FOR GATE STACK FORMATION AND ETCHING 公开/授权日:2020-08-27
信息查询
IPC分类: