摘要:
The present invention involves connectors for reducing Far-End Crosstalk (FEXT) through the use of novel polarity swapping to negate the cumulative effect of FEXT. Skew adjustment is used to improve the FEXT cancellation from polarity swapping. The polarity reversal location or locations among FEXT sources are optimized to achieve maximum FEXT cancellation. The novelty polarity swapping technique can be applied to a wide variety of connectors, such as mezzanine connectors, backplane connectors, and any other connectors that can benefit from FEXT reduction.
摘要:
The present invention involves connectors for reducing Far-End Crosstalk (FEXT) through the use of novel polarity swapping to negate the cumulative effect of FEXT. Skew adjustment is used to improve the FEXT cancellation from polarity swapping. The polarity reversal location or locations among FEXT sources are optimized to achieve maximum FEXT cancellation. The novelty polarity swapping technique can be applied to a wide variety of connectors, such as mezzanine connectors, backplane connectors, and any other connectors that can benefit from FEXT reduction.
摘要:
A multilayer interconnection board (10) comprises a dielectric substrate (11), a through-hole (15), a signal line (12) having a large width section (12A) and a small width section (12B) connected with the through-hole (15), and a ground layer (13, 14). A length L (mm) of the small width section (12B) meets the formula of 0
摘要:
The present invention involves chip-to-chip communication systems for reducing Far-End Crosstalk (FEXT) through the use of novel polarity swapping to negate the cumulative effect of FEXT. Skew adjustment is used to improve the FEXT cancellation from polarity swapping. The polarity reversal location or locations among FEXT sources are optimized to achieve maximum FEXT cancellation. The novelty polarity swapping technique can be applied to a wide variety of systems that can benefit from FEXT reduction.
摘要:
A multilayer interconnection board (10) comprises a dielectric substrate (11), a through-hole (15), a signal line (12) having a large width section (12A) and a small width section (12B) connected with the through-hole (15), and a ground layer (13, 14). A length L (mm) of the small width section (12B) meets the formula of 0
摘要:
An electrical connector for a circuit board is provided with a relay member connection body and a relay member receiving body. The relay member connection body is provided with terminals and a terminal holding body to hold the terminals. The relay member receiving body is fitted into the relay member connection body and receives a relay member that is to be connected with the terminals. The relay member receiving body is provided with receiving grooves extending in the assemble direction to receive the relay member. One end side of the terminal is held, and a contact portion elastically bendable inward of the receiving groove is provided in the other end side of the terminal. A distal portion of the terminal on the other end side abuts against the relay member receiving body, so that the terminals receive pre-compression in an elastically bending direction of the contact portion.
摘要:
Twin cylinder two cycle engine including a pair of stepped cylinders and a pair of stepped pistons slidable in said cylinders defining annular spaces of variable volume in said cylinders. The pistons are interconnected each other with 180.degree. phase difference. Air-fuel mixture introduced into the annular space in one cylinder is forced into the crankchamber of the other cylinder during the upward stroke of the associated piston, so that an additional charge is provided.
摘要:
A low density parity check codes decoder decodes an LDPC code with an arbitrary coding rate by the same configuration. The low density parity check codes decoder enables decoding of an LDPC code constituted by a base matrix of Mbmax rows and Nbmax columns and a permutation matrix as an element of the base matrix. It stores therein Mbmax×Nbmax validity/invalidity flags, shift amounts of valid permutation matrices, a permutation matrix size in a processing target code, and the number of rows of a base matrix in the processing target code, determined depending on a check matrix for the processing target LDPC code, and generates column addresses and a row address to be given to column processing calculation sections and a row processing calculation section that perform calculation in accordance with a BP algorithm by utilizing the stored information, so that it can process an LDPC code for a smaller base matrix than the aforementioned base matrix as well.
摘要:
It is an object of the present invention to provide a low density parity check codes decoder that can decode an LDPC code with an arbitrary coding rate by the same configuration. The low density parity check codes decoder according to the present invention is configured to enable decoding of an LDPC code constituted by a base matrix of Mbmax rows and Nbmax columns and a permutation matrix as an element of the base matrix. It stores therein Mbmax×Nbmax validity/invalidity flags, shift amounts of valid permutation matrices, a permutation matrix size in a processing target code, and the number of rows of a base matrix in the processing target code, determined depending on a check matrix for the processing target LDPC code, and generates column addresses and a row address to be given to column processing calculation sections and a row processing calculation section that perform calculation in accordance with a BP algorithm by utilizing the stored information, so that it can process an LDPC code for a smaller base matrix than the aforementioned base matrix as well.