-
公开(公告)号：US20130321984A1
公开(公告)日：2013-12-05
申请号：US13849204
申请日：2013-03-22
发明人： Hidetoshi MASUDA , Kenichi Ota
IPC分类号： H01G9/15
摘要： One object is to provide a porous capacitor having increased insulation reliability. In accordance with one aspect, the porous capacitor includes: a first conductor layer and a second conductor layer opposed to each other at a predetermined distance; a dielectric layer made of an oxidized valve metal and disposed between the first conductor layer and the second conductor layer; a large number of holes formed through the dielectric layer and oriented substantially orthogonal to the first conductor layer and the second conductor layer; and first electrodes and second electrodes formed of a conductive material filled in the holes; and insulation parts insulating the first electrodes from the second conductor layer and insulating the second electrodes from the first conductor layer. The thicknesses of the first conductor layer and the second conductor layer are equal to or greater than half of the inner diameter of the holes.
摘要翻译： 一个目的是提供具有增加的绝缘可靠性的多孔电容器。 根据一个方面，多孔电容器包括：以预定距离彼此相对的第一导体层和第二导体层; 由氧化阀金属制成并设置在第一导体层和第二导体层之间的电介质层; 大量的孔穿过电介质层形成并且基本上垂直于第一导体层和第二导体层定向; 以及由填充在所述孔中的导电材料形成的第一电极和第二电极; 绝缘部件将第一电极与第二导体层绝缘，并使第二电极与第一导体层绝缘。 第一导体层和第二导体层的厚度等于或大于孔的内径的一半。
-
公开(公告)号：US20230128407A1
公开(公告)日：2023-04-27
申请号：US17944567
申请日：2022-09-14
发明人： Hidetoshi MASUDA
摘要： A ceramic electronic device includes a multilayer body in which each of a plurality of dielectric layers and each of a plurality of internal electrode layers are alternately stacked. In at least a part of a cover layer and side margins, a concentration of a specific metal of at least one of Ag, As, Au, Bi, Co, Cr, Cu, Fe, Ge, In, Ir, Mo, Os, Pd, Pt, Re, Rh, Ru, Se, Sn, Te, W or Zn is lower on an outer side than on a side of the multilayer body.
-
公开(公告)号：US20220384113A1
公开(公告)日：2022-12-01
申请号：US17762536
申请日：2020-09-28
发明人： Yoshinari TAKE , Yoshio AOYAGI , Hidetoshi MASUDA
摘要： A capacitor that can make a failure mode into an open mode even when a short circuit caused by insulation breakdown occurs in a dielectric layer is provided. The capacitor includes: a substrate; an MIM structure disposed on the Substrate, the MIM structure including a dielectric layer, a bottom electrode layer disposed on one side of the dielectric layer and composed of a first conductive material, and a top electrode layer disposed on the other side of the dielectric layer; a first external electrode disposed on the substrate; a second external electrode disposed on the substrate; and a connection conductor connecting between the bottom electrode layer and the first external electrode, the connection conductor including a first contact portion contacting the substrate.
-
公开(公告)号：US20220238280A1
公开(公告)日：2022-07-28
申请号：US17571383
申请日：2022-01-07
发明人： Hidetoshi MASUDA
摘要： A ceramic electronic device includes a multilayer structure in which each of a plurality of dielectric layers of which a main component is ceramic and each of three or more of internal electrode layers are alternately stacked. The three or more of internal electrode layers include Ni and Sn. An internal electrode layer having a larger Sn concentration is closer to an outermost edge in a stacking direction than an internal electrode layer having a smaller Sn concentration and being located on a center side of the stacking direction, in a relationship of at least two of the three or more of internal electrode layers.
-
公开(公告)号：US20230084921A1
公开(公告)日：2023-03-16
申请号：US17899444
申请日：2022-08-30
摘要： A ceramic electronic device includes a multilayer chip in which a dielectric layer and an internal electrode layer are alternately stacked. Concentration peaks of two or more types of metals different from a main component metal of the internal electrode layer exist at different positions in a stacking direction of the dielectric layer and the internal electrode layer, between the dielectric layer and the internal electrode layer.
-
公开(公告)号：US20220384109A1
公开(公告)日：2022-12-01
申请号：US17728130
申请日：2022-04-25
发明人： Hidetoshi MASUDA , Minoru RYU , Teruo ATSUMI
摘要： A ceramic electronic device includes a multilayer chip in which a plurality of dielectric layers and a plurality of internal electrode layers are stacked. The plurality of internal electrode layers include Au. Each of the plurality of internal electrode layers includes an Au-containing layer of which an Au concentration with respect to all detected elements is 5 at % or more, on an interface between the each of the plurality of internal electrode layers and a dielectric layer next to the each of the plurality of internal electrode layers. A relationship of C≤500×t/T is satisfied when a thickness of the each of the plurality of internal electrode layers is T nm, a thickness of the Au-containing layer is t nm, and an Au concentration with respect to a total of Ni and Au in a whole of the each of the plurality of internal electrode layers is C at %.
-
公开(公告)号：US20200005999A1
公开(公告)日：2020-01-02
申请号：US16451691
申请日：2019-06-25
发明人： Hidetoshi MASUDA , Yoshinari TAKE
摘要： A trench capacitor according to one embodiment of the present invention includes a base member with an upper surface having a plurality of trenches provided therein and an MIM structure provided on the base member so as to be embedded in the plurality of trenches. In the embodiment, the plurality of trenches include a first trench and a second trench adjacent to the first trench in a first direction orthogonal to a depth direction of the plurality of trenches. The base member includes a first wall separating the first trench from the second trench. The first wall includes a first portion having an acute angle at a distal end thereof in a section including the first direction and the depth direction.
-
公开(公告)号：US20160233025A1
公开(公告)日：2016-08-11
申请号：US15099283
申请日：2016-04-14
发明人： Hidetoshi MASUDA
摘要： A capacitor includes a dielectric layer, a first conductive layer, a second conductive layer, first inner electrodes, second inner electrodes, a first external power electrode layer, a second external power electrode layer, a first outer electrode, and a second outer electrode. The first and second inner electrodes and first and second second outer electrodes are a conductive material. The dielectric layer has through-holes connecting with a first main surface and a second main surface. The first inner electrodes are in a first set of the through-holes and connected to the first conductive layer. The second inner electrodes are in a second set of the through-holes and connected to the second conductive layer. The first outer electrode is on the first external power electrode layer and some side-faces of the dielectric layer. The second outer electrode is on the second external power electrode layer and some side-faces of the dielectric layer.
摘要翻译： 电容器包括电介质层，第一导电层，第二导电层，第一内电极，第二内电极，第一外电源电极层，第二外电源电极层，第一外电极和第二外电极。 第一和第二内部电极以及第一和第二外部电极是导电材料。 电介质层具有与第一主表面和第二主表面连接的通孔。 第一内部电极位于第一组通孔中并连接到第一导电层。 第二内部电极位于第二组通孔中，并连接到第二导电层。 第一外部电极位于第一外部电力电极层和电介质层的一些侧面。 第二外部电极位于第二外部电力电极层和电介质层的一些侧面。
-
公开(公告)号：US20130335880A1
公开(公告)日：2013-12-19
申请号：US13915286
申请日：2013-06-11
发明人： Hidetoshi MASUDA
IPC分类号： H01G4/005
摘要： There is provided a capacitor including a dielectric layer having a first plane, a second plane opposite to the first plane, and a plurality of through-holes communicated with the first plane and the second plane, including a plurality of arrangement regions where arrangement directions of the plurality of through-holes are same; a first external electrode layer disposed on the first plane; a second external electrode layer disposed on the second plane; a first internal electrode housed in a part of the plurality of through-holes and connected to the first external electrode layer; and a second internal electrode housed in a part of the plurality of through-holes and connected to the second external electrode layer.
摘要翻译： 提供了一种电容器，其包括具有第一平面的电介质层，与第一平面相对的第二平面，以及与第一平面和第二平面连通的多个通孔，包括多个布置区域， 多个通孔相同; 设置在所述第一平面上的第一外部电极层; 设置在所述第二平面上的第二外部电极层; 第一内部电极，其容纳在所述多个通孔的一部分中并连接到所述第一外部电极层; 以及容纳在所述多个通孔的一部分中并连接到所述第二外部电极层的第二内部电极。
-
公开(公告)号：US20130329339A1
公开(公告)日：2013-12-12
申请号：US13910228
申请日：2013-06-05
发明人： Hidetoshi MASUDA , Yoshinari TAKE
IPC分类号： H01G4/06
摘要： A capacitor includes a dielectric layer, a first external electrode layer, a second external electrode layer, a first internal electrode portion, a second internal electrode portion, and an adsorbing portion. The first internal electrode portion is provided on a first through-hole portion, one end of the first internal electrode portion being connected to the first external electrode layer. The second internal electrode portion is provided on a second through-hole portion, one end of the second internal electrode portion being connected to the second external electrode layer. The adsorbing portion adsorbs the first external electrode layer and the second external electrode layer, the adsorbing portion being provided on a third through-hole portion.
摘要翻译： 电容器包括电介质层，第一外部电极层，第二外部电极层，第一内部电极部分，第二内部电极部分和吸附部分。 第一内部电极部分设置在第一通孔部分上，第一内部电极部分的一端连接到第一外部电极层。 第二内部电极部分设置在第二通孔部分上，第二内部电极部分的一端连接到第二外部电极层。 吸附部分吸附第一外部电极层和第二外部电极层，吸附部分设置在第三通孔部分上。
-
-
-
-
-
-
-
-
-
搜索结果
23 条记录 (耗时 0.019 秒)
