知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

6 条记录 (耗时 0.015 秒)

    Systems, methods, and apparatuses for peripheral arterial disease detection and mitigation thereof
    2.
    发明授权
    Systems, methods, and apparatuses for peripheral arterial disease detection and mitigation thereof 有权

    公开(公告)号：US10716493B2

    公开(公告)日：2020-07-21

    申请号：US15443944

    申请日：2017-02-27

    申请人： Syed R. Naqvi ,  Abbas S. Ali

    发明人： Syed R. Naqvi ,  Abbas S. Ali

    IPC分类号： A61B5/107 ,  G01B3/1003 ,  G16H20/30 ,  A61B5/02 ,  G01B3/1084 ,  G16H50/20 ,  G16H50/30 ,  A61B5/00 ,  G01C22/00

    摘要： Embodiments described herein are directed to non-invasive detection of peripheral arterial disease. For example, a measuring apparatus is used to measure a patient's calf circumference. The measuring apparatus has text feature(s) or indicator(s) printed thereupon that indicate the likelihood that the patient has peripheral arterial disease based on the measured calf circumference. The assessment may be further refined by using a software application that assesses the likelihood of the patient having peripheral arterial disease using at least the calf circumference measurement, along with other information/data. Based on the assessment, a healthcare practitioner may prescribe a walking program for the patient to follow. A software application may track compliance of the walking program and provide escalating reminders to the patient if the patient continues to fail to comply with the prescribed walking program.

    SYSTEMS, METHODS, AND APPARATUSES FOR PERIPHERAL ARTERIAL DISEASE DETECTION AND MITIGATION THEREOF
    3.
    发明申请
    SYSTEMS, METHODS, AND APPARATUSES FOR PERIPHERAL ARTERIAL DISEASE DETECTION AND MITIGATION THEREOF 审中-公开

    公开(公告)号：US20180242885A1

    公开(公告)日：2018-08-30

    申请号：US15443944

    申请日：2017-02-27

    申请人： Syed R. Naqvi ,  Abbas S. Ali

    发明人： Syed R. Naqvi ,  Abbas S. Ali

    IPC分类号： A61B5/107 ,  G06F19/00 ,  A61B5/02 ,  A61B5/00 ,  G01C22/00

    摘要： Embodiments described herein are directed to non-invasive detection of peripheral arterial disease. For example, a measuring apparatus is used to measure a patient's calf circumference. The measuring apparatus has text feature(s) or indicator(s) printed thereupon that indicate the likelihood that the patient has peripheral arterial disease based on the measured calf circumference. The assessment may be further refined by using a software application that assesses the likelihood of the patient having peripheral arterial disease using at least the calf circumference measurement, along with other information/data. Based on the assessment, a healthcare practitioner may prescribe a walking program for the patient to follow. A software application may track compliance of the walking program and provide escalating reminders to the patient if the patient continues to fail to comply with the prescribed walking program.

    Clocking architecture to compensate a delay introduced by a signal buffer
    4.
    发明授权
    Clocking architecture to compensate a delay introduced by a signal buffer 有权
    时钟架构来补偿由信号缓冲器引入的延迟

    公开(公告)号：US06629254B1

    公开(公告)日：2003-09-30

    申请号：US09607565

    申请日：2000-06-29

    申请人： Syed R. Naqvi ,  James T. Doyle

    发明人： Syed R. Naqvi ,  James T. Doyle

    IPC分类号： G06F112

    CPC分类号： H03L7/0812 ,  G06F1/10 ,  H03L7/06

    摘要： An apparatus includes a memory buffer, a first signal buffer, a locked loop circuit and a feedback circuit. The memory buffer provides a data signal to an output terminal of the memory buffer in response to a first clock signal. The first signal buffer is coupled between the output terminal of the memory buffer and a data line of a bus. The first signal buffer introduces a first delay. The locked loop circuit furnishes the first clock signal to establish a predefined relationship between a phase of a second clock signal and a phase of a third clock signal. The feedback circuit produces the second clock signal in response to the first clock signal. The feedback circuit includes a second signal buffer to introduce a second delay to the second clock, and the second delay is approximately the same as the first delay that is introduced by the first signal buffer.

    摘要翻译： 一种装置包括存储器缓冲器，第一信号缓冲器，锁定环路电路和反馈电路。 存储器缓冲器响应于第一时钟信号向存储器缓冲器的输出端提供数据信号。 第一信号缓冲器耦合在存储器缓冲器的输出端和总线的数据线之间。 第一个信号缓冲器引入第一个延迟。 锁定环路电路提供第一时钟信号以建立第二时钟信号的相位和第三时钟信号的相位之间的预定关系。 反馈电路响应于第一时钟信号产生第二时钟信号。 反馈电路包括用于向第二时钟引入第二延迟的第二信号缓冲器，并且第二延迟与由第一信号缓冲器引入的第一延迟大致相同。

    Differential digital-to-analog converter
    6.
    发明授权
    Differential digital-to-analog converter 失效
    差分数模转换器

    公开(公告)号：US07242338B2

    公开(公告)日：2007-07-10

    申请号：US11195301

    申请日：2005-08-02

    申请人： Xuewen Jiang ,  Bobby B. Nikjou ,  Waleed Khalil ,  Syed R. Naqvi

    发明人： Xuewen Jiang ,  Bobby B. Nikjou ,  Waleed Khalil ,  Syed R. Naqvi

    IPC分类号： H03M1/78

    CPC分类号： H03M1/0682 ,  H03M1/687 ,  H03M1/765 ,  H03M1/785

    摘要： Briefly, in accordance with one embodiment of the invention, a differential digital-to-analog converter utilized in a transmitter path of a transceiver utilizes a differential R2R architecture. Such a differential digital-to-analog converter may be utilized in higher speed, lower power and higher resolution applications with a higher area efficiency, for example in a WCDMA application.

    摘要翻译： 简而言之，根据本发明的一个实施例，在收发器的发射机路径中使用的差分数模转换器利用差分R2R架构。 这种差分数模转换器可以用于具有较高面积效率的更高速度，更低功率和更高分辨率的应用中，例如在WCDMA应用中。