公开(公告)号：US10784864B1

公开(公告)日：2020-09-22

申请号：US16533738

申请日：2019-08-06

Applicant: Samsung Electronics Co., Ltd.

Inventor： Matthew Berzins ,  Lalitkumar Motagi ,  Shyam Agarwal

IPC: H03K19/00 ,  G06F1/3237 ,  H03C3/09 ,  G06F1/08

Abstract: According to one general aspect, an apparatus may include a latch circuit configured to, depending in part upon a state or at least one enable signal, pass a clock signal to an output signal. The latch circuit may include an input stage controlled by the clock signal and the enable signal(s). The latch may include an output stage configured to produce the output signal. The input and output stages may share a common transistor controlled by the clock signal.

公开(公告)号：US10819342B2

公开(公告)日：2020-10-27

申请号：US16352816

申请日：2019-03-13

Applicant: Samsung Electronics Co., Ltd.

Inventor： Matthew Berzins ,  Lalitkumar Motagi

IPC: H03K19/00

Abstract: A low-power low-setup integrated clock gating (ICG) cell is disclosed. The disclosed ICG cell includes a NOR gate configured to receive an enable (E) signal and a test enable (SE) signal, and to output an EN signal. The ICG cell may include a complex gate configured to receive the EN signal and a clock (CK) signal, and to output a latched enable (ELAT) signal. The ICG cell may further include a NAND gate configured to receive the ELAT signal and the CK signal, and to output an inverted enabled clock (ECKN) signal. The ICG cell may further include an inverter configured to receive the ECKN signal from the NAND gate, and to output an enable clock (ECK) signal.