-
公开(公告)号:US20210027841A1
公开(公告)日:2021-01-28
申请号:US16991821
申请日:2020-08-12
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sang-Won PARK , Sang-Wan NAM , Ji Yeon SHIN , Won Bo SHIM , Jung-Yun YUN , Ji Ho CHO , Sang Gi HONG
IPC: G11C16/10 , H01L25/065 , H01L25/18 , H01L23/00 , G11C16/04
Abstract: A non-volatile memory device comprises a memory cell region including a first metal pad, a peripheral circuit region including a second metal pad and vertically connected to the memory cell region by the first metal pad and the second metal pad, a memory cell array in the memory cell region including a plurality of memory cells, each of the memory cells being connected to a plurality of word lines in the memory cell region and a plurality of bit lines in the memory cell region, and a control logic circuit in the peripheral circuit region configured to control voltages to be applied to the plurality of word lines and the plurality of bit lines.
-
公开(公告)号:US20210027840A1
公开(公告)日:2021-01-28
申请号:US16823275
申请日:2020-03-18
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sang-Won PARK , Sang-Wan NAM , Ji Yeon SHIN , Won Bo SHIM , Jung-Yun YUN , Ji Ho CHO , Sang Gi HONG
Abstract: A method for programming a non-volatile memory device is provided. The method comprises applying a program word line voltage with a voltage level changed stepwise to a selected word line connected to a plurality of memory cells, and applying a program bit line voltage to a first bit line of a plurality of bit lines connected to a plurality of first memory cells, while the program word line voltage is applied to the selected word line. The program bit line voltage transitions from a first voltage level to one of a program inhibit voltage level, a program voltage level, and a second voltage level. The first and second voltage levels are between the program inhibit voltage level and program voltage level.
-