-
公开(公告)号:US12132495B2
公开(公告)日:2024-10-29
申请号:US18069459
申请日:2022-12-21
发明人: Julien Goulier , Franck Montaudon
IPC分类号: H03M1/12 , H04B5/72 , G06K19/077 , H04B5/00
CPC分类号: H03M1/124 , H04B5/72 , G06K19/07773 , H04B5/00
摘要: The present disclosure concerns an electronic device connected to an antenna. The electronic device delivers a first amplitude-modulated analog signal of a signal captured by the antenna, the capture signal associated with an electromagnetic field exhibiting intervals at a minimum level. The electronic device includes a first circuit, a second circuit, and a third circuit. The first circuit delivers a second analog signal by rectification and filters the first analog signal. The second circuit delivers a first binary signal based on the demodulation of the second analog signal. The third circuit couples the antenna to a resistor during each pause. The resistance value of the resistor depends on the maximum amplitude of the electromagnetic field before the pause.
-
公开(公告)号:US20230385593A1
公开(公告)日:2023-11-30
申请号:US18316964
申请日:2023-05-12
发明人: Franck Montaudon , Julien Goulier
IPC分类号: G06K19/077
CPC分类号: G06K19/07773
摘要: In an embodiment an electronic device includes a first electronic circuit having a capacitive element with a variable capacitance, wherein the first electronic circuit is configured to couple the capacitive element to an antenna, to measure, by successive iterations, a first analog signal representative of a variation of an instantaneous electric power received by the antenna or representative of the instantaneous electric power received by the antenna and to modify the capacitance of the capacitive element until an amplitude of the instantaneous electric power received by the antenna is a maximum, wherein the antenna is configured to capture an amplitude-modulated electromagnetic field.
-
公开(公告)号:US12039092B2
公开(公告)日:2024-07-16
申请号:US17544038
申请日:2021-12-07
发明人: Julien Goulier , Pascal Bernon
CPC分类号: G06F21/755 , H03K3/037 , H03K3/84
摘要: The present description concerns an integrated circuit including, between first and second terminals having a first voltage applied therebetween, a load configured to execute instructions, a circuit for delivering a digital signal having at least two bits from a binary signal and a current output digital-to-analog converter controlled by the digital signal and coupled between the first and second terminals in parallel with the load.
-
-