知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

14 records (took 0.017 seconds)

    Enhanced data formats and machine operations for enabling error correction
    2.
    发明授权
    Enhanced data formats and machine operations for enabling error correction 失效
    增强的数据格式和机器操作，以实现纠错

    公开(公告)号：US5172381A

    公开(公告)日：1992-12-15

    申请号：US693118

    申请日：1991-04-26

    Applicant: James M. Karp ,  Steven W. Roach ,  Richard C. Schneider ,  Stephen C. West

    Inventor： James M. Karp ,  Steven W. Roach ,  Richard C. Schneider ,  Stephen C. West

    IPC: G11B20/12 ,  G11B20/18

    CPC classification number: G11B20/12 ,  G11B20/1833 ,  G11B2020/183

    Abstract: A record medium, such as a magnetic tape, optical disk, magnetic disk, and the like stores data signals and error redundancy signals. Resynchronization signals are interleaved between the recorded signals such that the error redundancy signals are usable to correct signals recorded between such interposed resynchronization signals wherein no error redundancy signals are recorded. Error pointing redundancy signals are recorded between all of the resynchronization signals for pointing to signals in error for enhancing the error correction. Such error pointing signals can be cyclic redundancy check (CRC) signals. Controls for taking advantage of the above-described arrangement are also described. Reframing and clock synchronization controls are also disclosed.

    Abstract translation: 诸如磁带，光盘，磁盘等的记录介质存储数据信号和错误冗余信号。 重新同步信号在所记录的信号之间进行交织，使得误差冗余信号可用于校正记录在不存在错误冗余信号的插入的再同步信号之间记录的信号。 在所有重新同步信号之间记录指向冗余信号的错误，用于指向错误的信号以增强纠错。 这种误差指示信号可以是循环冗余校验（CRC）信号。 还描述了利用上述布置的控制。 还公开了重构和时钟同步控制。

    Dual channel partial response system
    3.
    发明授权
    Dual channel partial response system 失效
    双通道部分响应系统

    公开(公告)号：US4609907A

    公开(公告)日：1986-09-02

    申请号：US666842

    申请日：1984-10-31

    Applicant: Roy L. Adler ,  Peter A. Franaszek ,  Martin Hassner ,  Richard C. Schneider

    Inventor： Roy L. Adler ,  Peter A. Franaszek ,  Martin Hassner ,  Richard C. Schneider

    IPC: H03M7/14 ,  G06T9/00 ,  G11B20/14 ,  H03M5/14 ,  H03M13/23 ,  H04L25/497 ,  H03M1/12

    CPC classification number: G11B20/1426 ,  G06T9/005

    Abstract: Method and apparatus is described for encoding and decoding a stream of randomly distributed binary bits representing digital data, including an encoder for encoding the bit stream to achieve a run length limited, partial response coding of the stream; a recording medium for recording the encoded stream; and a decoding system for recovering timing signals and a stream of data signals separately from the recorded stream using a first channel for decoding the recorded stream to recover a timing signal stream; therefrom; and a second channel for decoding the recorded stream to recover a stream of data signals therefrom.

    Abstract translation: 描述了用于对表示数字数据的随机分布的二进制比特流进行编码和解码的方法和装置，包括用于编码比特流的编码器，以实现该流的游程长度有限的部分响应编码; 用于记录编码流的记录介质; 以及解码系统，用于使用用于对记录的流进行解码以恢复定时信号流的第一信道来从记录的流中分离地恢复定时信号和数据信号流; 由此; 以及用于解码所记录的流以从其恢复数据信号流的第二信道。

    Ladder safety attachment
    6.
    发明授权
    Ladder safety attachment 失效
    梯子安全附件

    公开(公告)号：US5638916A

    公开(公告)日：1997-06-17

    申请号：US685806

    申请日：1996-07-24

    Applicant: Richard C. Schneider

    Inventor： Richard C. Schneider

    IPC: E06C1/34 ,  E06C7/48

    CPC classification number: E06C1/34 ,  E06C7/48

    Abstract: A ladder safety attachment designed to secure a ladder at its top to a tree or pole to prevent rocking or sliding of the ladder out of the position to which the ladder was initially set. The safety attachment includes a platform with two sets of spikes. The spikes in the first set are fixed in position with respect to the platform and are designed to engage a tree or pole as soon as the combined safety attachment and ladder are placed against the pole or tree, holding the ladder in its initial position while an operator ascends the ladder to engage the second set of spikes. The spikes in the second set are adjustable and are designed to accommodate various diameter trees or poles. The safety attachment further includes a adjustable set of ladder attachment brackets which can be adjusted to accommodate ladders of various sizes.

    Abstract translation: 梯子安全附件设计用于将梯子顶部固定到树或杆上，以防止梯子从梯子初始设置的位置摇摆或滑动。 安全附件包括具有两组尖峰的平台。 第一组中的尖钉相对于平台固定在适当位置，并且一旦将组合的安全附件和梯子抵靠杆或树放置，就将其设计成接合树或杆，将梯子保持在初始位置，同时 操作员爬上梯子以接合第二组尖峰。 第二组中的尖钉是可调节的，并且被设计成适应各种直径的树或杆。 安全附件还包括可调整的梯子附件支架，可以调节以适应各种尺寸的梯子。

    Pulse compression recording
    7.
    发明授权
    Pulse compression recording 失效
    脉冲压缩记录

    公开(公告)号：US3952329A

    公开(公告)日：1976-04-20

    申请号：US547909

    申请日：1975-02-06

    Applicant: Roy F. Dent, III ,  Richard C. Schneider

    Inventor： Roy F. Dent, III ,  Richard C. Schneider

    IPC: H03M7/00 ,  G11B20/10 ,  G11B20/14 ,  H04L25/497 ,  G11B5/09 ,  H04L3/00

    CPC classification number: H04L25/497 ,  G11B20/1426

    Abstract: Data signals are linearly recorded on a record medium as a sequence of discrete amplitude levels, each level occurring in a bit period. For each received data bit signal, a separate sequence of such levels is generated in accordance with a predetermined rule such that each separate sequence of levels extends over a predetermined number of data bit periods. All of the amplitude levels from a plurality of data bit signals occurring in each data bit period are summed together to provide a resultant amplitude to be recorded. Such resultant amplitude in each data bit period is linearly recorded on the record medium. Readback and detection of such recorded signals is accomplished by first recovering data bit signals by supplying the readback signals through a filter matched to the sequence (preferably a tapped delay line) for reconstituting the data bit signals. The reconstituted data bit signals are then detected using known data bit detection techniques. The techniques are also applicable to other types of digital channels.

    Abstract translation: 数据信号作为离散幅度电平的序列被线性地记录在记录介质上，每个电平以比特周期出现。 对于每个接收到的数据位信号，根据预定规则产生这样的电平的单独序列，使得每个单独的电平序列在预定数量的数据位周期上延伸。 在每个数据比特周期中发生的多个数据比特信号的所有振幅电平被相加在一起以提供要记录的合成幅度。 每个数据位周期中的这种合成幅度被线性记录在记录介质上。 这种记录信号的回读和检测是通过首先通过提供与所述序列匹配的滤波器（优选为抽头延迟线）的滤波器提供回读信号来恢复数据位信号来实现的，以便重构数据位信号。 然后使用已知的数据比特检测技术检测重构的数据比特信号。 这些技术也适用于其他类型的数字通道。

    Signal dropout compensation
    8.
    发明授权
    Signal dropout compensation 失效
    信号丢失补偿

    公开(公告)号：US06304400B1

    公开(公告)日：2001-10-16

    申请号：US09264840

    申请日：1999-03-08

    Applicant: Richard C. Schneider

    Inventor： Richard C. Schneider

    IPC: G11B5035

    CPC classification number: G11B20/10046 ,  G11B5/00813 ,  G11B5/09 ,  G11B20/10009 ,  G11B20/18

    Abstract: Dropout produces amplitude and high frequency loss in the read signal produced by reading a magnetic tape. A system for dropout compensation includes an adaptive filter that filters the read signal using multiplicative weighting factors based on an error signal. A detector receives the adaptive filter output and produces a binary signal indicating data written onto the magnetic tape. A shaping filter receives the binary signal and produces an ideal read signal representing the read signal resulting from writing and subsequently reading the binary signal without dropout. A differencer determines the error signal by subtracting the adaptive filter output from the ideal read signal.

    Abstract translation: 压差在读取磁带产生的读取信号中产生振幅和高频损耗。 用于压差补偿的系统包括使用基于误差信号的乘法加权因子对读取信号进行滤波的自适应滤波器。 检测器接收自适应滤波器输出并产生指示写入磁带的数据的二进制信号。 整形滤波器接收二进制信号并产生表示由写入产生的读取信号并且随后读取二进制信号而没有丢失的理想读取信号。 差分器通过从理想读取信号中减去自适应滤波器输出来确定误差信号。

    Digital phase error estimator
    10.
    发明授权
    Digital phase error estimator 失效
    数字相位误差估计器

    公开(公告)号：US5216554A

    公开(公告)日：1993-06-01

    申请号：US724296

    申请日：1991-07-01

    Applicant: Richard C. Schneider

    Inventor： Richard C. Schneider

    IPC: G11B20/14 ,  H03L7/091 ,  H04L7/033 ,  H04L7/04 ,  H04L7/06

    CPC classification number: G11B20/10037 ,  G11B20/1403 ,  H03L7/091 ,  H04L7/007 ,  H04L2007/047 ,  H04L7/06

    Abstract: A data clock is synchronized to a modulation coded signal read from a moving storage medium by a phase error estimator circuit that samples the modulation coded signal two times on each side of a detected peak. A first detected data bit taken at a time N- 2 (two time periods prior to the detected peak) is used to predict the expected value of a first modulation coded signal sample taken at a time N- 1 (one time period prior to the detected peak). Similarly, a second detected data bit taken at a time N+ 2 is used to predict the expected value of a second modulation coded signal sample taken at a time N+ 1. Because the first and second detected data bits are able to predict the first and second samples, respectively, the phase error estimator circuit is able to accurately detect phase errors when sampling arbitrary data as would be presented by a (1,k) modulation coded signal. The expected values at times N- 1 and N+ 1 are compared to the actual values and error voltages are determined therefrom. The error voltages are multiplied by the appropriate slope factors, also determined by the first and second detected data bits, and error estimates E(N- 1) and E(N+ 1) are provided. E(N- 1) is added to E(N+ 1) to provide the phase error estimate E(N).

Patent Agency Ranking