METHODS AND DEVICES FOR FIXED EXECUTION FLOW MULTIPLIER RECODING AND SCALAR MULTIPLICATION
    4.
    发明申请
    METHODS AND DEVICES FOR FIXED EXECUTION FLOW MULTIPLIER RECODING AND SCALAR MULTIPLICATION 有权
    用于固定执行流程多路复用器和标量多项式的方法和设备

    公开(公告)号:US20160330020A1

    公开(公告)日:2016-11-10

    申请号:US14705686

    申请日:2015-05-06

    CPC classification number: H04L9/0693 G06F7/4812 H04L9/003 H04L9/004 H04L9/3066

    Abstract: One feature pertains to an electronic device that includes a memory circuit and a processing circuit. The processing circuit computes a scalar multiplication output Z where Z=k·P by receiving an input multiplier k and a base P, and adds a modifier s to the input multiplier k to generate k′. The processing circuit also computes an intermediate scalar multiplication output Z′ where Z′=k′·P by using a digit expansion of k′ that includes a sequence of digits ki belonging to a digit set D. Additionally, the processing circuit subtracts s·P from Z′ to obtain the scalar multiplication output Z if k′ is odd or subtracts (s+1)·P from Z′ to obtain the scalar multiplication output Z if k′ is even. The scalar multiplier output Z may be used in a cryptographic security algorithm to secure data.

    Abstract translation: 一个特征涉及包括存储器电路和处理电路的电子设备。 处理电路通过接收输入乘法器k和基数P来计算标量乘法输出Z,其中Z = k·P,并将修正符s加到输入乘法器k以产生k'。 处理电路还通过使用包括属于数字集D的数位ki的序列的k'的数字展开来计算Z'= k'·P的中间标量乘法输出Z'。另外,处理电路减去s· P从Z'获得标量乘法输出Z,如果k'为奇数,则从Z'中减去(s + 1)·P,以获得如果k'为偶数的标量乘法输出Z。 标量乘法器输出Z可用于加密安全算法中以保护数据。

    Methods and devices for fixed execution flow multiplier recoding and scalar multiplication
    6.
    发明授权
    Methods and devices for fixed execution flow multiplier recoding and scalar multiplication 有权
    固定执行流量乘法器重新编码和标量乘法的方法和装置

    公开(公告)号:US09531531B2

    公开(公告)日:2016-12-27

    申请号:US14705686

    申请日:2015-05-06

    CPC classification number: H04L9/0693 G06F7/4812 H04L9/003 H04L9/004 H04L9/3066

    Abstract: One feature pertains to an electronic device that includes a memory circuit and a processing circuit. The processing circuit computes a scalar multiplication output Z where Z=k·P by receiving an input multiplier k and a base P, and adds a modifier s to the input multiplier k to generate k′. The processing circuit also computes an intermediate scalar multiplication output Z′ where Z′=k′·P by using a digit expansion of k′ that includes a sequence of digits ki belonging to a digit set D. Additionally, the processing circuit subtracts s·P from Z′ to obtain the scalar multiplication output Z if k′ is odd or subtracts (s+1)·P from Z′ to obtain the scalar multiplication output Z if k′ is even. The scalar multiplier output Z may be used in a cryptographic security algorithm to secure data.

    Abstract translation: 一个特征涉及包括存储器电路和处理电路的电子设备。 处理电路通过接收输入乘法器k和基数P来计算标量乘法输出Z,其中Z = k·P,并将修正符s加到输入乘法器k以产生k'。 处理电路还通过使用包括属于数字集D的数位ki的序列的k'的数字展开来计算Z'= k'·P的中间标量乘法输出Z'。另外,处理电路减去s· P从Z'获得标量乘法输出Z,如果k'为奇数,则从Z'中减去(s + 1)·P,以获得如果k'为偶数的标量乘法输出Z。 标量乘法器输出Z可用于加密安全算法中以保护数据。

Patent Agency Ranking