Eye-width detector, memory storage device and eye-width detection method of data signal

    公开(公告)号:US09836121B2

    公开(公告)日:2017-12-05

    申请号:US14856563

    申请日:2015-09-17

    CPC classification number: G06F3/013 A61B3/11

    Abstract: An eye-width detector, a memory storage device and an eye-width detection method of data signal are provided. The eye-width detector includes a phase interpolator, a calibration circuit and an eye-width detection circuit. The phase interpolator receives a first clock signal and a phase control signal and output a second clock signal. The calibration circuit receives the first clock signal and the second clock signal and output a first control signal. The eye-width detection circuit receive the data signal, the first clock signal and the second clock signal and generate a first sampling value and a second sampling value. If the first sampling value and the second sampling value do not match a first condition, the eye-width detection circuit outputs a second control signal; otherwise, outputs eye-width information of the data signal. Accordingly, the efficiency of the eye-width detection may be improved.

    EYE-WIDTH DETECTOR, MEMORY STORAGE DEVICE AND EYE-WIDTH DETECTION METHOD OF DATA SIGNAL
    2.
    发明申请
    EYE-WIDTH DETECTOR, MEMORY STORAGE DEVICE AND EYE-WIDTH DETECTION METHOD OF DATA SIGNAL 有权
    眼睛宽度检测器,存储器件和数据信号的眼睛宽度检测方法

    公开(公告)号:US20170031436A1

    公开(公告)日:2017-02-02

    申请号:US14856563

    申请日:2015-09-17

    CPC classification number: G06F3/013 A61B3/11

    Abstract: An eye-width detector, a memory storage device and an eye-width detection method of data signal are provided. The eye-width detector includes a phase interpolator, a calibration circuit and an eye-width detection circuit. The phase interpolator receives a first clock signal and a phase control signal and output a second clock signal. The calibration circuit receives the first clock signal and the second clock signal and output a first control signal. The eye-width detection circuit receive the data signal, the first clock signal and the second clock signal and generate a first sampling value and a second sampling value. If the first sampling value and the second sampling value do not match a first condition, the eye-width detection circuit outputs a second control signal; otherwise, outputs eye-width information of the data signal. Accordingly, the efficiency of the eye-width detection may be improved.

    Abstract translation: 提供了眼宽检测器,存储器存储装置和数据信号的眼宽检测方法。 眼宽检测器包括相位插值器,校准电路和眼睛宽度检测电路。 相位插值器接收第一时钟信号和相位控制信号并输出​​第二时钟信号。 校准电路接收第一时钟信号和第二时钟信号并输出​​第一控制信号。 眼宽检测电路接收数据信号,第一时钟信号和第二时钟信号,并产生第一采样值和第二采样值。 如果第一采样值和第二采样值与第一条件不匹配,则眼宽检测电路输出第二控制信号; 否则输出数据信号的眼宽信息。 因此,可以提高眼宽检测的效率。

Patent Agency Ranking