-
1.发明申请公开(公告)号：US20150171877A1
公开(公告)日：2015-06-18
申请号：US14540041
申请日：2014-11-13
Applicant: MEDIATEK INC.
Inventor： Yen-Chuan Huang , Chih-Hong Lou , Chi-Yun Wang , Li-Han Hung , Min-Hua Wu
CPC classification number: H03M1/001 , H03M1/0626 , H03M1/46 , H03M3/344 , H03M3/37 , H03M3/438 , H03M3/458
Abstract: An analog-to-digital converting device includes: an integrator arranged to generate an integrating signal according to an analog input signal and a first analog feedback signal; a low-pass filter arranged to generate a first filtered signal according to the integrating signal; an analog-to-digital converter arranged to generate a digital output signal according to the first filtered signal; and a first digital-to-analog converter arranged to generate the first analog feedback signal according to the digital output signal.
Abstract translation: 模数转换装置包括：积分器，被配置为根据模拟输入信号和第一模拟反馈信号产生积分信号; 低通滤波器，被布置成根据积分信号产生第一滤波信号; 一个模数转换器，被配置成根据第一滤波信号产生数字输出信号; 以及第一数模转换器，被配置为根据数字输出信号产生第一模拟反馈信号。
-
Patent Agency Ranking
2.发明授权公开(公告)号：US09094034B2
公开(公告)日：2015-07-28
申请号：US14483137
申请日：2014-09-10
Applicant: MEDIATEK INC.
Inventor： Sheng-Hao Chen , Yen-Chuan Huang , Min-Hua Wu , Chun-Hao Liao , Hung-Pin Ma , Tzu-Hao Yu , Jen-Che Tsai
CPC classification number: H03M1/0626 , H03M1/66 , H03M1/74 , H03M9/00
Abstract: A digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting the first digital data stream to a plurality of second digital data streams transmitted at a second clock frequency, and for outputting the second digital data streams in parallel; a second data converting circuit, for receiving the second digital data streams from the first data converting circuit, and for converting the second digital data streams to a third digital data stream transmitted at a third clock frequency; and a first digital to analog converter, for converting the third digital data stream to a first output analog data stream. The second clock frequency is lower than the first clock frequency and the third clock frequency.
Abstract translation: 一种数模转换系统，包括：第一数据转换电路，用于接收以第一时钟频率发送的第一数字数据流，用于将第一数字数据流转换为在第二时钟发送的多个第二数字数据流 并且用于并行地输出第二数字数据流; 第二数据转换电路，用于从第一数据转换电路接收第二数字数据流，并将第二数字数据流转换成以第三时钟频率发送的第三数字数据流; 以及第一数模转换器，用于将第三数字数据流转换为第一输出模拟数据流。 第二个时钟频率低于第一个时钟频率和第三个时钟频率。
-
公开(公告)号：US09184754B2
公开(公告)日：2015-11-10
申请号：US14540041
申请日：2014-11-13
Applicant: MEDIATEK INC.
Inventor： Yen-Chuan Huang , Chih-Hong Lou , Chi-Yun Wang , Li-Han Hung , Min-Hua Wu
CPC classification number: H03M1/001 , H03M1/0626 , H03M1/46 , H03M3/344 , H03M3/37 , H03M3/438 , H03M3/458
Abstract: An analog-to-digital converting device includes: an integrator arranged to generate an integrating signal according to an analog input signal and a first analog feedback signal; a low-pass filter arranged to generate a first filtered signal according to the integrating signal; an analog-to-digital converter arranged to generate a digital output signal according to the first filtered signal; and a first digital-to-analog converter arranged to generate the first analog feedback signal according to the digital output signal.
Abstract translation: 模数转换装置包括：积分器，被配置为根据模拟输入信号和第一模拟反馈信号产生积分信号; 低通滤波器，被布置成根据积分信号产生第一滤波信号; 一个模数转换器，被配置成根据第一滤波信号产生数字输出信号; 以及第一数模转换器，被配置为根据数字输出信号产生第一模拟反馈信号。
-
4.发明申请CURRENT CONTROLLING DEVICE AND SIGNAL CONVERTING APPARATUS APPLYING THE CURRENT CONTROLLING DEVICE 有权电流控制装置和信号转换装置应用电流控制装置公开(公告)号：US20150171811A1
公开(公告)日：2015-06-18
申请号：US14541113
申请日：2014-11-13
Applicant: MEDIATEK INC.
Inventor： Min-Hua Wu , Chih-Hong Lou , Yen-Chuan Huang , Chi-Yun Wang
CPC classification number: H03F3/45076 , H03F2200/222 , H03F2200/234 , H03F2203/45151 , H03F2203/45576 , H03G1/0088 , H03M1/742
Abstract: A current controlling device includes: a first resistive circuit arranged to selectively conduct a first current to a first output terminal from a first input terminal; and a second resistive circuit arranged to selectively conduct a second current to a second output terminal from the first input terminal; wherein when the first resistive circuit conducts the first current to the first output terminal and when the second resistive circuit does not conduct the second current to the second output terminal, the first input terminal has a first input impedance; when the first resistive circuit does not conduct the first current to the first output terminal and when the second resistive circuit conducts the second current to the second output terminal, the first input terminal has a second input impedance substantially equal to the first input impedance.
Abstract translation: 电流控制装置包括：第一电阻电路，布置成选择性地将第一电流从第一输入端子传导到第一输出端子; 以及第二电阻电路，布置成从第一输入端子选择性地将第二电流传导到第二输出端子; 其中当所述第一电阻电路将所述第一电流传导到所述第一输出端时，并且当所述第二电阻电路不将所述第二电流传导到所述第二输出端时，所述第一输入端具有第一输入阻抗; 当第一电阻电路不向第一输出端子传导第一电流，并且当第二电阻电路将第二电流传导到第二输出端时，第一输入端具有基本上等于第一输入阻抗的第二输入阻抗。
-
5.发明授权Current controlling device and signal converting apparatus applying the current controlling device 有权电流控制装置和应用电流控制装置的信号转换装置公开(公告)号：US09503038B2
公开(公告)日：2016-11-22
申请号：US14541113
申请日：2014-11-13
Applicant: MEDIATEK INC.
Inventor： Min-Hua Wu , Chih-Hong Lou , Yen-Chuan Huang , Chi-Yun Wang
CPC classification number: H03F3/45076 , H03F2200/222 , H03F2200/234 , H03F2203/45151 , H03F2203/45576 , H03G1/0088 , H03M1/742
Abstract: A current controlling device includes: a first resistive circuit arranged to selectively conduct a first current to a first output terminal from a first input terminal; and a second resistive circuit arranged to selectively conduct a second current to a second output terminal from the first input terminal; wherein when the first resistive circuit conducts the first current to the first output terminal and when the second resistive circuit does not conduct the second current to the second output terminal, the first input terminal has a first input impedance; when the first resistive circuit does not conduct the first current to the first output terminal and when the second resistive circuit conducts the second current to the second output terminal, the first input terminal has a second input impedance substantially equal to the first input impedance.
Abstract translation: 电流控制装置包括：第一电阻电路，布置成选择性地将第一电流从第一输入端子传导到第一输出端子; 以及第二电阻电路，布置成从第一输入端子选择性地将第二电流传导到第二输出端子; 其中当所述第一电阻电路将所述第一电流传导到所述第一输出端时，并且当所述第二电阻电路不将所述第二电流传导到所述第二输出端时，所述第一输入端具有第一输入阻抗; 当第一电阻电路不向第一输出端子传导第一电流，并且当第二电阻电路将第二电流传导到第二输出端时，第一输入端具有基本上等于第一输入阻抗的第二输入阻抗。
-
6.发明申请公开(公告)号：US20150123830A1
公开(公告)日：2015-05-07
申请号：US14483137
申请日：2014-09-10
Applicant: MEDIATEK INC.
Inventor： Sheng-Hao Chen , Yen-Chuan Huang , Min-Hua Wu , Chun-Hao Liao , Hung-Pin Ma , Tzu-Hao Yu , Jen-Che Tsai
CPC classification number: H03M1/0626 , H03M1/66 , H03M1/74 , H03M9/00
Abstract: A digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting the first digital data stream to a plurality of second digital data streams transmitted at a second clock frequency, and for outputting the second digital data streams in parallel; a second data converting circuit, for receiving the second digital data streams from the first data converting circuit, and for converting the second digital data streams to a third digital data stream transmitted at a third clock frequency; and a first digital to analog converter, for converting the third digital data stream to a first output analog data stream. The second clock frequency is lower than the first clock frequency and the third clock frequency.
Abstract translation: 一种数模转换系统，包括：第一数据转换电路，用于接收以第一时钟频率发送的第一数字数据流，用于将第一数字数据流转换为在第二时钟发送的多个第二数字数据流 并且用于并行地输出第二数字数据流; 第二数据转换电路，用于从第一数据转换电路接收第二数字数据流，并将第二数字数据流转换成以第三时钟频率发送的第三数字数据流; 以及第一数模转换器，用于将第三数字数据流转换为第一输出模拟数据流。 第二个时钟频率低于第一个时钟频率和第三个时钟频率。
-
-
-
-
-
Search Results
6
records
(took 0.017 seconds)
