Solid state timer
    2.
    发明授权
    Solid state timer 失效
    固态定时器

    公开(公告)号:US3657571A

    公开(公告)日:1972-04-18

    申请号:US3657571D

    申请日:1970-05-21

    CPC classification number: H03K17/284 F42C11/06 H03K2217/0036

    Abstract: Disclosed is a timer of all solid state components and primarily formed from integrated circuits. The timer comprises a very low frequency oscillator coupled through a divider to an output circuit. In one embodiment, the timer is used to self-destruct a land mine after about twelve hours. In another, it produces an output from a magnetic core ring counter after about a year. Complementary MOSFET''s are used for the circuit components to minimize power consumption in both embodiments.

    Abstract translation: 公开了一种所有固态元件的定时器,主要由集成电路形成。 定时器包括通过分频器耦合到输出电路的非常低频的振荡器。 在一个实施例中,定时器用于在大约十二个小时后自毁地雷。 另一方面,大约一年后,它产生一个磁芯环计数器的输出。 在两个实施例中,互补MOSFET用于电路组件以最小化功耗。

Patent Agency Ranking