-
公开(公告)号：US20240276815A1
公开(公告)日：2024-08-15
申请号：US18645555
申请日：2024-04-25
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
IPC: H10K59/131 , G06F3/00 , G06F3/033 , G09G3/3233 , G09G3/3266 , G09G3/3275 , H10K59/121 , H10K102/00
CPC classification number: H10K59/131 , G09G3/3233 , G09G3/3266 , G09G3/3275 , H10K59/121 , G06F3/00 , G06F3/033 , G09G2300/0426 , G09G2300/0819 , G09G2300/0842 , G09G2300/0861 , G09G2320/0214 , G09G2320/0247 , G09G2330/02 , G09G2330/021 , H10K2102/302
Abstract: Disclosed are a display panel and a display device. The display panel includes: a pixel unit, including a pixel circuit and a light-emitting element, the pixel circuit includes a driving transistor and a threshold compensation transistor; a first power line configured to supply a first power supply voltage to the pixel circuit; a blocker, electrically connected with the first power line; and a first conductive structure, connected with the gate electrode of the driving transistor, the first channel and the second channel of the threshold compensation transistor are connected by a conductive connection portion; an area of an orthographic projection of a portion of the blocker overlapping with the first conductive structure on the base substrate is larger than an area of an orthographic projection of a portion of the blocker overlapping with the conductive connection portion on the base substrate.
-
公开(公告)号：US20230363220A1
公开(公告)日：2023-11-09
申请号：US18221420
申请日：2023-07-13
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor： Hongwei TIAN , Yanan NIU , Zheng LIU , Liangjian LI , Dong LI , Meng ZHAO , Long HAN , Can ZHENG
IPC: H10K59/131 , G09G3/3266 , G09G3/3275 , H10K59/124 , H10K59/121 , H10K77/10
CPC classification number: H10K59/131 , G09G3/3266 , G09G3/3275 , H10K59/124 , H10K59/1213 , H10K77/111 , H01L27/1218
Abstract: A display panel and a display device are provided. The display panel has a display area. The display panel includes: a base substrate; a driving circuit and at least one signal line on the base substrate; and at least one insulating layer between the driving circuit and the at least one signal line. The driving circuit is disposed in a periphery of the display area; and an orthogonal projection of at least one of the signal lines on the base substrate has an overlapping area with an orthogonal projection of the driving circuit on the base substrate.
-
公开(公告)号：US20230200129A1
公开(公告)日：2023-06-22
申请号：US17764993
申请日：2021-05-28
Applicant: BOE Technology Group Co., Ltd.
Inventor： Can ZHENG , Li WANG , Long HAN , Jianchao ZHU , Libin LIU
IPC: H10K59/121 , H10K59/131 , H10K59/12 , H10K71/00 , H10K59/35
CPC classification number: H10K59/1213 , H10K59/1216 , H10K59/131 , H10K59/1201 , H10K71/00 , H10K59/353
Abstract: Disclosed are a display substrate and a preparation method thereof, and a display apparatus. The display substrate includes a substrate and a plurality of sub-pixels, at least one sub-pixel includes a pixel drive circuit and a light emitting device connected to the pixel drive circuit, the pixel drive circuit includes a plurality of transistors, wherein at least one transistor includes an active layer and two gate electrodes. The substrate is provided with a semiconductor layer and a plurality of conductive layers disposed on one side of the semiconductor layer away from the substrate, at least one conductive layer is provided with at least one electrode plate, and there is an overlapping region between an orthographic projection of the electrode plate on the substrate and an orthographic projection of the active layer between the two gate electrodes on the substrate.
-
公开(公告)号：US20230162646A1
公开(公告)日：2023-05-25
申请号：US17638836
申请日：2021-02-04
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor： Long HAN , Libin LIU , Lujiang HUANGFU
IPC: G09G3/20 , G09G3/3233
CPC classification number: G09G3/2074 , G09G3/3233 , G09G2300/0408 , G09G2300/0426 , G09G2300/0465 , G09G2300/0819 , G09G2310/08 , G09G2310/0202 , G09G2320/066
Abstract: The present disclosure relates to an array substrate and a display device. The array substrate includes a plurality of initialization signal lines and a plurality of connection lines. The initialization signal lines are arranged in a conductive layer, extend along a first direction and are arranged at intervals along a second direction, and are used to provide initialization signals to the sub-pixels. The connection lines are arranged in another conductive layer, extend along the second direction and are arranged at intervals along the first direction. Projections of at least one initialization signal line and at least one connection line on the base substrate intersect, and the at least one initialization signal line and the at least one connection line are connected through a via hole, so that the projections of the initialization signal lines and the connection lines on the substrate form a grid-like structure.
-
公开(公告)号：US20230157098A1
公开(公告)日：2023-05-18
申请号：US17621770
申请日：2021-01-19
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
IPC: H10K59/131 , G09G3/3233
CPC classification number: H10K59/131 , G09G3/3233 , G09G2300/0426 , G09G2300/0819 , G09G2300/0842 , G09G2330/021 , G09G2320/0247 , G09G2300/0861
Abstract: Disclosed are a display panel and a display device. The display panel includes a base substrate; a pixel unit on the base substrate and including a pixel circuit and a light-emitting element, the pixel circuit being configured to drive the light-emitting element, the pixel circuit being closer to the base substrate than the light-emitting element and including a driving transistor; a data line configured to provide data signal to the pixel circuit; a connection element through which the light-emitting element is connected with the pixel circuit, the connection element including a shielding portion; and a connection line connected with a gate electrode of the driving transistor. The data line includes two adjacent data lines with the shielding portion located therebetween, and an orthographic projection of the connection line on the base substrate at least partially overlaps with an orthographic projection of the shielding portion on the base substrate.
-
Patent Agency Ranking
公开(公告)号：US20210225986A1
公开(公告)日：2021-07-22
申请号：US16767175
申请日：2019-12-17
Applicant: BOE Technology Group Co., Ltd.
Inventor： Long HAN
Abstract: The present application discloses a display panel and a display device. The display panel includes: a base substrate; a reference power line, arranged in a non-display area and including a first electrode metal layer and a second electrode metal layer which are arranged on the base substrate in sequence in a stacked manner; and an encapsulating structure, arranged on a side, deviating from the base substrate, of the reference power line; where in the reference power line, a projection of the second electrode metal layer on the base substrate is arranged within a projection of the encapsulating structure on the base substrate, and a projection of the first electrode metal layer on the base substrate goes beyond an edge of the projection of the encapsulating structure on the base substrate.
-
公开(公告)号：US20170256203A1
公开(公告)日：2017-09-07
申请号：US15377132
申请日：2016-12-13
IPC: G09G3/3258 , G11C19/28 , H01L27/32 , G09G3/3266
CPC classification number: G09G3/3258 , G09G3/3266 , G09G3/3677 , G09G2310/0286 , G09G2310/08 , G11C19/28 , G11C19/287 , H01L27/3244
Abstract: There is disclosed a shift register unit, a gate driving circuit and a display device. The shift register unit includes a shift register module configured to delay a phase of a signal from the input terminal, and output the delayed signal at the first output terminal; a first input module configured to set the first node to be at a second voltage level; a second input module configured to set the first node to be at the first voltage level, and apply the signal from the input terminal to the first node; and an output module configured to set the second output terminal to be at the second voltage level when the first output terminal is at the first voltage level, and set the second output terminal to be at the first voltage level when the first node is at the first voltage level.
-
公开(公告)号：US20240078956A1
公开(公告)日：2024-03-07
申请号：US18494796
申请日：2023-10-26
Applicant: BOE TECHNOLOGY GROUP CO., LTD
Inventor： Long HAN , Libin LIU , Lujiang HUANGFU
IPC: G09G3/20 , G09G3/3233
CPC classification number: G09G3/2074 , G09G3/3233 , G09G2300/0408 , G09G2300/0426 , G09G2300/0465 , G09G2300/0819 , G09G2310/0202 , G09G2310/08 , G09G2320/066
Abstract: The present disclosure relates to an array substrate and a display device. The array substrate includes a plurality of pixel units arranged in an array, each of the pixel units including a plurality of sub-pixels. The array substrate includes: a plurality of power lines which are arranged in a conductive layer on a base substrate, are arranged at intervals along a first direction and extend along a second direction, and are used for providing power signals to the sub-pixels; and a plurality of power leads which are arranged in another conductive layer, are arranged at intervals along the second direction and extend along the first direction. Projections of at least one of the power lines and at least one of the power leads on the base substrate intersect, and the projections of the power lines and the power leads on the base substrate form a grid-like structure.
-
公开(公告)号：US20230180550A1
公开(公告)日：2023-06-08
申请号：US17630211
申请日：2021-02-04
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor： Long HAN , Libin LIU , Lujiang HUANGFU
IPC: H10K59/131
CPC classification number: H10K59/131
Abstract: The present disclosure provides an array substrate and a display device. The array substrate includes a plurality of initialization signal lines and a plurality of connection lines. The initialization signal lines are arranged in a first conductive layer, extend along a first direction and are arranged at intervals along a second direction; the connection lines are arranged in a second conductive layer, extend along the second direction and are arranged at intervals along the first direction; the first conductive layer and the second conductive layer are an identical layer or different layers; projections of at least one of the initialization signal lines and at least one of the connection lines on the base substrate are intersected and electrically connected, such that the projections of the initialization signal lines and the connection lines on the base substrate form a grid structure.
-
公开(公告)号：US20230178017A1
公开(公告)日：2023-06-08
申请号：US17615950
申请日：2020-12-28
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
IPC: G09G3/3233 , H10K59/121
CPC classification number: G09G3/3233 , H10K59/121 , G09G2320/0214 , G09G2330/02 , H10K2102/302
Abstract: Disclosed are a display panel and a display device. The display panel includes: a pixel unit, including a pixel circuit and a light-emitting element, the pixel circuit includes a driving transistor and a threshold compensation transistor; a first power line configured to supply a first power supply voltage to the pixel circuit; a blocker, electrically connected with the first power line; and a first conductive structure, connected with the gate electrode of the driving transistor, the first channel and the second channel of the threshold compensation transistor are connected by a conductive connection portion; an area of an orthographic projection of a portion of the blocker overlapping with the first conductive structure on the base substrate is larger than an area of an orthographic projection of a portion of the blocker overlapping with the conductive connection portion on the base substrate.
-
-
-
-
-
-
-
-
-
Search Results
35
records
(took 0.022 seconds)
