-
公开(公告)号：US20230095471A1
公开(公告)日：2023-03-30
申请号：US17484992
申请日：2021-09-24
Applicant: Apple Inc.
Inventor： Sarfraz Shaikh , Carlos Andre Faria Calisto , Deepesh H. Kamani , Vincenzo Bisogno
IPC: H02M3/158
Abstract: A reconfigurable multi-phase power converter is disclosed. An apparatus comprises a first primary power converter configured to generate a first regulated supply voltage to a first regulated supply voltage node and a second primary power converter configured to generate a second regulated supply voltage to a second regulated supply voltage node. The apparatus further includes N secondary power converters, wherein N is an integer value of one or more, and a multiplexer circuit configured to select the at least one of the N secondary power converters to provide an output current to one of the first or second regulated supply voltage nodes.
-
公开(公告)号：US12034372B2
公开(公告)日：2024-07-09
申请号：US17484992
申请日：2021-09-24
Applicant: Apple Inc.
Inventor： Sarfraz Shaikh , Carlos Andre Faria Calisto , Deepesh H. Kamani , Vincenzo Bisogno
IPC: H02M3/158
CPC classification number: H02M3/1584
Abstract: A reconfigurable multi-phase power converter is disclosed. An apparatus comprises a first primary power converter configured to generate a first regulated supply voltage to a first regulated supply voltage node and a second primary power converter configured to generate a second regulated supply voltage to a second regulated supply voltage node. The apparatus further includes N secondary power converters, wherein N is an integer value of one or more, and a multiplexer circuit configured to select the at least one of the N secondary power converters to provide an output current to one of the first or second regulated supply voltage nodes.
-
公开(公告)号：US20220399810A1
公开(公告)日：2022-12-15
申请号：US17343459
申请日：2021-06-09
Applicant: Apple Inc.
Inventor： Hao Zhou , Sarfraz Shaikh , Jay B. Fletcher , Sanjay Pant , Mark A. Yoshimoto , Vincenzo Bisogno , Shawn Searles
Abstract: A power management circuit included in a computer system regulates a voltage level of a power supply node used by other circuits in the computer system. The power management circuit includes a control circuit and multiple phase circuits coupled to the regulated power supply node via corresponding inductors. The control circuit selectively activates particular ones of the multiple phase circuits allowing them source respective currents to the regulated power supply node. The control circuit also selectively activates particular ones of other phase circuits that are external to the power management circuit and coupled to the regulated power supply node via their own corresponding inductors. Once activated, the external phase circuits source respective currents to the regulated power supply node via their corresponding inductors.
-
公开(公告)号：US20240313646A1
公开(公告)日：2024-09-19
申请号：US18618171
申请日：2024-03-27
Applicant: Apple Inc.
Inventor： Hao Zhou , Sarfraz Shaikh , Jay B. Fletcher , Sanjay Pant , Mark A. Yoshimoto , Vincenzo Bisogno , Shawn Searles
Abstract: A power management circuit included in a computer system regulates a voltage level of a power supply node used by other circuits in the computer system. The power management circuit includes a control circuit and multiple phase circuits coupled to the regulated power supply node via corresponding inductors. The control circuit selectively activates particular ones of the multiple phase circuits allowing them source respective currents to the regulated power supply node. The control circuit also selectively activates particular ones of other phase circuits that are external to the power management circuit and coupled to the regulated power supply node via their own corresponding inductors. Once activated, the external phase circuits source respective currents to the regulated power supply node via their corresponding inductors.
-
Patent Agency Ranking
公开(公告)号：US20230369972A1
公开(公告)日：2023-11-16
申请号：US18317679
申请日：2023-05-15
Applicant: Apple Inc.
Inventor： Hao Zhou , Sarfraz Shaikh , Jay B. Fletcher , Sanjay Pant , Mark A. Yoshimoto , Vincenzo Bisogno , Shawn Searles
Abstract: A power management circuit included in a computer system regulates a voltage level of a power supply node used by other circuits in the computer system. The power management circuit includes a control circuit and multiple phase circuits coupled to the regulated power supply node via corresponding inductors. The control circuit selectively activates particular ones of the multiple phase circuits allowing them source respective currents to the regulated power supply node. The control circuit also selectively activates particular ones of other phase circuits that are external to the power management circuit and coupled to the regulated power supply node via their own corresponding inductors. Once activated, the external phase circuits source respective currents to the regulated power supply node via their corresponding inductors.
-
公开(公告)号：US11695336B2
公开(公告)日：2023-07-04
申请号：US17343459
申请日：2021-06-09
Applicant: Apple Inc.
Inventor： Hao Zhou , Sarfraz Shaikh , Jay B. Fletcher , Sanjay Pant , Mark A. Yoshimoto , Vincenzo Bisogno , Shawn Searles
Abstract: A power management circuit included in a computer system regulates a voltage level of a power supply node used by other circuits in the computer system. The power management circuit includes a control circuit and multiple phase circuits coupled to the regulated power supply node via corresponding inductors. The control circuit selectively activates particular ones of the multiple phase circuits allowing them source respective currents to the regulated power supply node. The control circuit also selectively activates particular ones of other phase circuits that are external to the power management circuit and coupled to the regulated power supply node via their own corresponding inductors. Once activated, the external phase circuits source respective currents to the regulated power supply node via their corresponding inductors.
-
公开(公告)号：US20230155504A1
公开(公告)日：2023-05-18
申请号：US18156788
申请日：2023-01-19
Applicant: Apple Inc.
Inventor： Debashish Mahapatra , Vincenzo Bisogno , Francesco Griseta , Sarfraz Shaikh
CPC classification number: H02M3/158 , H02M1/084 , H02M1/0003
Abstract: A power converter circuit included in a computer system that regulated a power supply voltage used by other circuits in the computer system. The power converter includes a primary control circuit that selectively activates multiple phase circuits coupled to respective driver circuits, which are coupled to a power supply node via respective inductors. Some of the driver circuits are located on a separate integrated circuit from the primary control circuit and the multiple phase circuits.
-
公开(公告)号：US11581809B2
公开(公告)日：2023-02-14
申请号：US17343418
申请日：2021-06-09
Applicant: Apple Inc.
Inventor： Debashish Mahapatra , Vincenzo Bisogno , Francesco Griseta , Sarfraz Shaikh
Abstract: A power converter circuit included in a computer system that regulated a power supply voltage used by other circuits in the computer system. The power converter includes a primary control circuit that selectively activates multiple phase circuits coupled to respective driver circuits, which are coupled to a power supply node via respective inductors. Some of the driver circuits are located on a separate integrated circuit from the primary control circuit and the multiple phase circuits.
-
公开(公告)号：US20220399811A1
公开(公告)日：2022-12-15
申请号：US17343418
申请日：2021-06-09
Applicant: Apple Inc.
Inventor： Debashish Mahapatra , Vincenzo Bisogno , Francesco Griseta , Sarfraz Shaikh
Abstract: A power converter circuit included in a computer system that regulated a power supply voltage used by other circuits in the computer system. The power converter includes a primary control circuit that selectively activates multiple phase circuits coupled to respective driver circuits, which are coupled to a power supply node via respective inductors. Some of the driver circuits are located on a separate integrated circuit from the primary control circuit and the multiple phase circuits.
-
-
-
-
-
-
-
-
Search Results
9
records
(took 0.021 seconds)
