Allocation of baseband unit resources in fifth generation networks and beyond

    公开(公告)号:US11540330B2

    公开(公告)日:2022-12-27

    申请号:US17104458

    申请日:2020-11-25

    Abstract: The disclosed technology is directed towards associating a distributed unit (a baseband function) with a radio unit, corresponding to a service area, when the radio unit transitions from an idle state to an active state with respect to serving user equipment. When an idle radio unit receives a message requesting connection from a formerly idle user equipment, or user equipment to be served due to a handover, the message triggers assignment of a distributed unit to the radio unit, whereby the radio unit becomes active to serve the user equipment. If insufficient distributed unit capacity exists, a new distributed unit is dynamically instantiated and assigned to the radio unit. When a radio unit transitions from active to idle, the radio unit is disassociated from the distributed unit. If a distributed unit is not associated with any radio unit, the distributed unit is deactivated to reduce resource consumption.

    Persistent kernel for graphics processing unit direct memory access network packet processing

    公开(公告)号:US10795840B2

    公开(公告)日:2020-10-06

    申请号:US16186982

    申请日:2018-11-12

    Abstract: A graphics processing unit may, in accordance with a kernel, determine that at least a first packet is written to a memory buffer of the graphics processing unit by a network interface card via a direct memory access, process the at least the first packet in accordance with the kernel, and provide a first notification to a central processing unit that the at least the first packet is processed in accordance with the kernel. The graphics processing unit may further determine that at least a second packet is written to the memory buffer by the network interface card via the direct memory access, process the at least the second packet in accordance with the kernel, where the kernel comprises a persistent kernel, and provide a second notification to the central processing unit that the at least the second packet is processed in accordance with the kernel.

    DIRECT MEMORY ACCESS FOR GRAPHICS PROCESSING UNIT PACKET PROCESSING

    公开(公告)号:US20190340725A1

    公开(公告)日:2019-11-07

    申请号:US16450038

    申请日:2019-06-24

    Abstract: Devices for coordinating or establishing a direct memory access for a network interface card to a graphics processing unit, and for a network interface card to access a graphics processing unit via a direct memory access are disclosed. For example, a central processing unit may request a graphics processing unit to allocate a memory buffer of the graphics processing unit for a direct memory access by a network interface card and receive from the graphics processing unit a first confirmation of an allocation of the memory buffer. The central processing unit may further transmit to the network interface card a first notification of the allocation of the memory buffer of the graphics processing unit, poll the network interface card to determine when a packet is received by the network interface card, and transmit a second notification to the graphics processing unit that the packet is written to the memory buffer.

    ALLOCATION OF BASEBAND UNIT RESOURCES IN FIFTH GENERATION NETWORKS AND BEYOND

    公开(公告)号:US20230060496A1

    公开(公告)日:2023-03-02

    申请号:US18054294

    申请日:2022-11-10

    Abstract: The disclosed technology is directed towards associating a distributed unit (a baseband function) with a radio unit, corresponding to a service area, when the radio unit transitions from an idle state to an active state with respect to serving user equipment. When an idle radio unit receives a message requesting connection from a formerly idle user equipment, or user equipment to be served due to a handover, the message triggers assignment of a distributed unit to the radio unit, whereby the radio unit becomes active to serve the user equipment. If insufficient distributed unit capacity exists, a new distributed unit is dynamically instantiated and assigned to the radio unit. When a radio unit transitions from active to idle, the radio unit is disassociated from the distributed unit. If a distributed unit is not associated with any radio unit, the distributed unit is deactivated to reduce resource consumption.

    Scaling network capability using baseband unit pooling in fifth generation networks and beyond

    公开(公告)号:US11582642B2

    公开(公告)日:2023-02-14

    申请号:US17098619

    申请日:2020-11-16

    Abstract: The disclosed technology is directed towards load balancing baseband units in a communications network. A baseband physical layer 1 unit's functions are disaggregated into Layer 1 (L1) distributed units and radio units, instead of deploying full-fledged baseband units at a service′ provider's service areas (cells). A load balancer scales up the number of active distributed units based on increased actual demand, and scales down the active distributed units based on decreased demand. The L1 distributed units and radio units can be software-defined network functions, and need not be collocated, whereby the distributed units can be in the cloud or hub remotely located relative to the radio units deployed at the service areas. Examples of load balancing can be load balancing of transmitted data per carrier, per subcarrier, per user equipment, per transmission time interval (TTI/slot), per bearer, or per channel.

    Persistent kernel for graphics processing unit direct memory access network packet processing

    公开(公告)号:US11321256B2

    公开(公告)日:2022-05-03

    申请号:US17063646

    申请日:2020-10-05

    Abstract: A graphics processing unit may, in accordance with a kernel, determine that at least a first packet is written to a memory buffer of the graphics processing unit by a network interface card via a direct memory access, process the at least the first packet in accordance with the kernel, and provide a first notification to a central processing unit that the at least the first packet is processed in accordance with the kernel. The graphics processing unit may further determine that at least a second packet is written to the memory buffer by the network interface card via the direct memory access, process the at least the second packet in accordance with the kernel, where the kernel comprises a persistent kernel, and provide a second notification to the central processing unit that the at least the second packet is processed in accordance with the kernel.

    PERSISTENT KERNEL FOR GRAPHICS PROCESSING UNIT DIRECT MEMORY ACCESS NETWORK PACKET PROCESSING

    公开(公告)号:US20210034560A1

    公开(公告)日:2021-02-04

    申请号:US17063646

    申请日:2020-10-05

    Abstract: A graphics processing unit may, in accordance with a kernel, determine that at least a first packet is written to a memory buffer of the graphics processing unit by a network interface card via a direct memory access, process the at least the first packet in accordance with the kernel, and provide a first notification to a central processing unit that the at least the first packet is processed in accordance with the kernel. The graphics processing unit may further determine that at least a second packet is written to the memory buffer by the network interface card via the direct memory access, process the at least the second packet in accordance with the kernel, where the kernel comprises a persistent kernel, and provide a second notification to the central processing unit that the at least the second packet is processed in accordance with the kernel.

    Direct memory access for graphics processing unit packet processing

    公开(公告)号:US10909655B2

    公开(公告)日:2021-02-02

    申请号:US16882687

    申请日:2020-05-25

    Abstract: Devices for coordinating or establishing a direct memory access for a network interface card to a graphics processing unit, and for a network interface card to access a graphics processing unit via a direct memory access are disclosed. For example, a central processing unit may request a graphics processing unit to allocate a memory buffer of the graphics processing unit for a direct memory access by a network interface card and receive from the graphics processing unit a first confirmation of an allocation of the memory buffer. The central processing unit may further transmit to the network interface card a first notification of the allocation of the memory buffer of the graphics processing unit, poll the network interface card to determine when a packet is received by the network interface card, and transmit a second notification to the graphics processing unit that the packet is written to the memory buffer.

    PERSISTENT KERNEL FOR GRAPHICS PROCESSING UNIT DIRECT MEMORY ACCESS NETWORK PACKET PROCESSING

    公开(公告)号:US20200151127A1

    公开(公告)日:2020-05-14

    申请号:US16186982

    申请日:2018-11-12

    Abstract: A graphics processing unit may, in accordance with a kernel, determine that at least a first packet is written to a memory buffer of the graphics processing unit by a network interface card via a direct memory access, process the at least the first packet in accordance with the kernel, and provide a first notification to a central processing unit that the at least the first packet is processed in accordance with the kernel. The graphics processing unit may further determine that at least a second packet is written to the memory buffer by the network interface card via the direct memory access, process the at least the second packet in accordance with the kernel, where the kernel comprises a persistent kernel, and provide a second notification to the central processing unit that the at least the second packet is processed in accordance with the kernel.

    Direct memory access for graphics processing unit packet processing

    公开(公告)号:US10332235B1

    公开(公告)日:2019-06-25

    申请号:US15967808

    申请日:2018-05-01

    Abstract: Devices for coordinating or establishing a direct memory access for a network interface card to a graphics processing unit, and for a network interface card to access a graphics processing unit via a direct memory access are disclosed. For example, a central processing unit may request a graphics processing unit to allocate a memory buffer of the graphics processing unit for a direct memory access by a network interface card and receive from the graphics processing unit a first confirmation of an allocation of the memory buffer. The central processing unit may further transmit to the network interface card a first notification of the allocation of the memory buffer of the graphics processing unit, poll the network interface card to determine when a packet is received by the network interface card, and transmit a second notification to the graphics processing unit that the packet is written to the memory buffer.

Patent Agency Ranking