-
公开(公告)号：US09892220B2
公开(公告)日：2018-02-13
申请号：US15456634
申请日：2017-03-13
申请人： ARM Limited
CPC分类号： G06F17/5031 , G06F17/5081 , G06F2217/84
摘要： A static timing analysis method and apparatus that determine an expected design condition surrounding a target cell in an integrated circuit design. A derate adjustment is determined based on the expected design condition for a target cell and a timing derate, representing variation in propagation delay for a default design condition, is then adjusted based on the derate adjustment. An expected timing of a signal path including the target cell is determined based on the adjusted timing derate. The derate adjustment may be determined based on simulated variance of the propagation delay through the target cell for the expected design condition. This approach avoids unnecessary optimism or pessimism in the timing derate, which reduces the number of false positive or false negative detections of timing violations in the static timing analysis.
-
公开(公告)号：US09690889B2
公开(公告)日：2017-06-27
申请号：US15239991
申请日：2016-08-18
申请人： ARM LIMITED
CPC分类号： G06F17/5031 , G06F17/5081 , G06F2217/84
摘要： A static timing analysis method that determines an expected design condition surrounding a target cell in an integrated circuit design. A derate adjustment is determined based on the expected design condition for a target cell and a timing derate, representing variation in propagation delay for a default design condition, is then adjusted based on the derate adjustment. An expected timing of a signal path including the target cell is determined based on the adjusted timing derate. The derate adjustment may be determined based on simulated variance of the propagation delay through the target cell for the expected design condition. This approach avoids unnecessary optimism or pessimism in the timing derate, which reduces the number of false positive or false negative detections of timing violations in the static timing analysis.
-
搜索结果
2 条记录 (耗时 0.012 秒)
