-
公开(公告)号：US08483227B2
公开(公告)日：2013-07-09
申请号：US10718302
申请日：2003-11-20
申请人： Shigehiro Asano , Charles Ray Johns , Matthew Edward King , Peichun Peter Liu , David Mui , Jieming Qi
发明人： Shigehiro Asano , Charles Ray Johns , Matthew Edward King , Peichun Peter Liu , David Mui , Jieming Qi
IPC分类号： H04L12/56
CPC分类号： H04L41/0896
摘要： Disclosed is an apparatus which operates to substantially evenly distribute commands and/or data packets issued from a managed program or other entity over a given time period. The even distribution of these commands or data packets minimizes congestion in critical resources such as memory, I/O devices and/or the bus for transferring the data between source and destination. Any unmanaged commands or data packets are treated as in conventional technology.
摘要翻译： 公开了一种操作以在给定时间段内基本上均匀分布从被管理程序或其他实体发出的命令和/或数据分组的装置。 这些命令或数据分组的均匀分布最大限度地减少了诸如存储器，I / O设备和/或用于在源和目的地之间传送数据的总线的关键资源的拥塞。 任何非托管命令或数据包都按常规技术处理。
-
2.发明授权System and method of automating the addition of RTL based critical timing path counters to verify critical path coverage of post-silicon software validation tools 有权自动添加基于RTL的关键定时路径计数器的系统和方法，以验证后硅软件验证工具的关键路径覆盖公开(公告)号：US07895029B2
公开(公告)日：2011-02-22
申请号：US11927846
申请日：2007-10-30
IPC分类号： G06F17/50
CPC分类号： G06F17/5031
摘要： A system and method for modifying a simulation model and optimizing an application program to produce valid hardware-identified operating conditions that are matched with simulator-identified operating conditions in order to modify a simulator accordingly is presented. A critical path coverage analyzer includes critical path measurement logic into a simulation model that injects errors into the critical path and provides visibility into the number of times that an application program exercises the critical path. The critical path coverage analyzer uses the critical path measurement logic to optimize an application program to adequately exercise and test the critical paths. Once optimized, the critical path coverage analyzer runs the optimized application program on a hardware device to produce hardware-identified operating conditions. The hardware-identified operating conditions are matched against simulator-identified operating conditions. When discrepancies exist, the simulator is modified accordingly to match the hardware-identified operating conditions.
摘要翻译： 提出了一种系统和方法，用于修改仿真模型并优化应用程序以产生与模拟器识别的操作条件匹配的有效的硬件识别的操作条件，以便相应地修改模拟器。 关键路径覆盖分析器将关键路径测量逻辑包括到将模拟错误注入到关键路径中的模拟模型中，并提供对应用程序执行关键路径的次数的可见性。 关键路径覆盖分析仪使用关键路径测量逻辑来优化应用程序，以充分运行和测试关键路径。 一旦优化，关键路径覆盖分析仪在硬件设备上运行优化的应用程序，以产生硬件识别的操作条件。 硬件识别的操作条件与模拟器识别的操作条件匹配。 当存在差异时，相应地修改模拟器以匹配硬件识别的操作条件。
-
3.发明授权Apparatus, computer program product, and system for completing a plurality of chained list DMA commands that include a fenced list DMA command element 有权装置，计算机程序产品和用于完成包括围栏列表DMA命令元素的多个链表DMA命令的系统公开(公告)号：US07877523B2
公开(公告)日：2011-01-25
申请号：US12331733
申请日：2008-12-10
CPC分类号： G06F13/28
摘要： An apparatus and a computer program product are provided for completing a plurality of (direct memory access) DMA commands in a computer system. It is determined whether the DMA commands are chained together as a list DMA command. Upon a determination that the DMA commands are chained together as a list DMA command, it is also determined whether a current list element of the list DMA command is fenced. Upon a determination that the current list element is not fenced, a next list element is fetched and processed before the current list element has been completed.
摘要翻译： 提供了一种用于在计算机系统中完成多个（直接存储器访问）DMA命令的装置和计算机程序产品。 确定DMA命令是否作为列表DMA命令链接在一起。 在确定DMA命令被链接在一起作为列表DMA命令时，还确定列表DMA命令的当前列表元素是否被围栏。 当确定当前列表元素不被围栏时，在当前列表元素已经完成之前获取和处理下一个列表元素。
-
公开(公告)号：US20090094388A1
公开(公告)日：2009-04-09
申请号：US12331733
申请日：2008-12-10
IPC分类号： G06F13/28
CPC分类号： G06F13/28
摘要： An apparatus and a computer program product are provided for completing a plurality of (direct memory access) DMA commands in a computer system. It is determined whether the DMA commands are chained together as a list DMA command. Upon a determination that the DMA commands are chained together as a list DMA command, it is also determined whether a current list element of the list DMA command is fenced. Upon a determination that the current list element is not fenced, a next list element is fetched and processed before the current list element has been completed.
摘要翻译： 提供了一种用于在计算机系统中完成多个（直接存储器访问）DMA命令的装置和计算机程序产品。 确定DMA命令是否作为列表DMA命令链接在一起。 在确定DMA命令被链接在一起作为列表DMA命令时，还确定列表DMA命令的当前列表元素是否被围栏。 当确定当前列表元素不被围栏时，在当前列表元素已经完成之前获取和处理下一个列表元素。
-
公开(公告)号：US07444435B2
公开(公告)日：2008-10-28
申请号：US11686083
申请日：2007-03-14
CPC分类号： G06F13/28
摘要： A DMA controller (DMAC) for handling a list DMA command in a computer system is provided. The computer system has at least one processor and a system memory, the list DMA command relates to an effective address (EA) of the system memory, and the at least one processor has a local storage. The DMAC includes a DMA command queue (DMAQ) coupled to the local storage and configured to receive the list DMA command from the local storage and to enqueue the list DMA command. An issue logic is coupled to the DMAQ and configured to issue an issue request to the DMAQ. A request interface logic (RIL) is coupled to the DMAQ and configured to read the list DMA command based on the issue request. The RIL is further coupled to the local storage and configured to send a fetch request to the local storage to initiate a fetch of a list element of the list DMA command from the local storage to the DMAQ. Each list element comprises a stall bit indicating whether the list element is fenced and a DMA completion logic (DCL) is coupled to the at least one processor, the issue logic, and the RIL, and configured to indicate completion of all outstanding bus requests relating to the list element.
摘要翻译： 提供了一种用于处理计算机系统中的列表DMA命令的DMA控制器（DMAC）。 计算机系统具有至少一个处理器和系统存储器，该列表DMA命令涉及系统存储器的有效地址（EA），并且该至少一个处理器具有本地存储器。 DMAC包括耦合到本地存储器的DMA命令队列（DMAQ），并配置为从本地存储器接收列表DMA命令并使列表DMA命令入队。 问题逻辑被耦合到DMAQ并被配置为向DMAQ发出问题请求。 请求接口逻辑（RIL）耦合到DMAQ并被配置为基于发出请求读取列表DMA命令。 RIL还耦合到本地存储器并且被配置为向本地存储器发送提取请求以发起从本地存储器向DMAQ获取列表DMA命令的列表元素。 每个列表元素包括停止比特，指示该列表元素是否被围栏，并且一个DMA完成逻辑（DCL）被耦合到该至少一个处理器，该发行逻辑和该RIL，并被配置为指示所有未完成的总线请求的完成 到列表元素。
-
公开(公告)号：US08611368B2
公开(公告)日：2013-12-17
申请号：US13162917
申请日：2011-06-17
申请人： Shigehiro Asano , Charles Ray Johns , Matthew Edward King , Peichun Peter Liu , David Mui , Jieming Qi
发明人： Shigehiro Asano , Charles Ray Johns , Matthew Edward King , Peichun Peter Liu , David Mui , Jieming Qi
CPC分类号： H04L41/0896
摘要： Disclosed is an apparatus which operates to substantially evenly distribute commands and/or data packets issued from a managed program or other entity over a given time period. The even distribution of these commands or data packets minimizes congestion in critical resources such as memory, I/O devices and/or the bus for transferring the data between source and destination. Any unmanaged commands or data packets are treated as in conventional technology.
-
7.发明申请System and Method of Automating the Addition of RTL Based Critical Timing Path Counters to Verify Critical Path Coverage of Post-Silicon Software Validation Tools 有权自动添加基于RTL的关键定时路径计数器的系统和方法，以验证硅片后软件验证工具的关键路径覆盖公开(公告)号：US20090112557A1
公开(公告)日：2009-04-30
申请号：US11927846
申请日：2007-10-30
IPC分类号： G06F17/50
CPC分类号： G06F17/5031
摘要： A system and method for modifying a simulation model and optimizing an application program to produce valid hardware-identified operating conditions that are matched with simulator-identified operating conditions in order to modify a simulator accordingly is presented. A critical path coverage analyzer includes critical path measurement logic into a simulation model that injects errors into the critical path and provides visibility into the number of times that an application program exercises the critical path. The critical path coverage analyzer uses the critical path measurement logic to optimize an application program to adequately exercise and test the critical paths. Once optimized, the critical path coverage analyzer runs the optimized application program on a hardware device to produce hardware-identified operating conditions. The hardware-identified operating conditions are matched against simulator-identified operating conditions. When discrepancies exist, the simulator is modified accordingly to match the hardware-identified operating conditions.
摘要翻译： 提出了一种系统和方法，用于修改仿真模型并优化应用程序以产生与模拟器识别的操作条件匹配的有效的硬件识别的操作条件，以便相应地修改模拟器。 关键路径覆盖分析器将关键路径测量逻辑包括到将模拟错误注入到关键路径中的模拟模型中，并提供对应用程序执行关键路径的次数的可见性。 关键路径覆盖分析仪使用关键路径测量逻辑来优化应用程序，以充分运行和测试关键路径。 一旦优化，关键路径覆盖分析仪在硬件设备上运行优化的应用程序，以产生硬件识别的操作条件。 硬件识别的操作条件与模拟器识别的操作条件匹配。 当存在差异时，相应地修改模拟器以匹配硬件识别的操作条件。
-
公开(公告)号：US20070083680A1
公开(公告)日：2007-04-12
申请号：US11246585
申请日：2005-10-07
申请人： Matthew Edward King , Peichun Peter Lui , David Mui , Jieming Qi
发明人： Matthew Edward King , Peichun Peter Lui , David Mui , Jieming Qi
IPC分类号： G06F13/28
CPC分类号： G06F12/1081 , G06F13/28
摘要： A system and method for improved DMAC translation mechanism is presented. DMA commands are “unrolled” based upon the transfer size of the DMA command and the amount of data that a computer system transfers at one time. For the first DMA request, a DMA queue requests a memory management unit to perform an address translation. The DMA queue receives a real page number from the MMU and, on subsequent rollout requests, the DMA queue provides the real page number to a bus interface unit without accessing the MMU until the transfer crosses into the next page. Rollout logic decrements the DMA command's transfer size after each DMA request, determines whether a new page has been reached, determines if the DMA command is completed, and sends write back information to the DMA queue for subsequent DMA requests.
摘要翻译： 提出了一种用于改进DMAC转换机制的系统和方法。 DMA命令根据DMA命令的传输大小和计算机系统一次传输的数据量“展开”。 对于第一个DMA请求，DMA队列请求内存管理单元执行地址转换。 DMA队列从MMU接收实际页码，并且在随后的发布请求中，DMA队列向总线接口单元提供实际页号，而不访问MMU，直到传输跨进下一页。 在每个DMA请求之后，滚动逻辑会递减DMA命令的传输大小，确定是否已经达到新的页面，确定DMA命令是否完成，并将后续的DMA请求的回写信息发送到DMA队列。
-
公开(公告)号：US06738070B2
公开(公告)日：2004-05-18
申请号：US10042083
申请日：2002-01-07
IPC分类号： G09G500
CPC分类号： G06T15/04 , G06T1/60 , G06T15/005 , G09G5/39
摘要： A method and an apparatus for retrieving a mipmap from memory. The method and apparatus provide an efficient method of determining the location of the desired mipmap in memory by storing the address of each row of mipmaps and calculating the offset from the start of the row to the desired mipmap. The mipmap is retrieved from memory at the location corresponding to the sum of the start address and the offset.
摘要翻译： 一种用于从存储器检索mipmap的方法和装置。 该方法和装置提供了一种有效的方法，通过存储mipmap的每一行的地址并计算从行的开始到期望的mipmap的偏移量来确定存储器中期望的mipmap的位置。 从对应于起始地址和偏移量的和的位置的存储器检索mipmap。
-
公开(公告)号：US07644198B2
公开(公告)日：2010-01-05
申请号：US11246585
申请日：2005-10-07
申请人： Matthew Edward King , Peichun Peter Lui , David Mui , Jieming Qi
发明人： Matthew Edward King , Peichun Peter Lui , David Mui , Jieming Qi
CPC分类号： G06F12/1081 , G06F13/28
摘要： An improved DMAC translation mechanism is presented. DMA commands are “unrolled” based upon the transfer size of the DMA command and the amount of data that a computer system transfers at one time. For the first DMA request, a DMA queue requests a memory management unit to perform an address translation. The DMA queue receives a real page number from the MMU and, on subsequent rollout requests, the DMA queue provides the real page number to a bus interface unit without accessing the MMU until the transfer crosses into the next page. Rollout logic decrements the DMA command's transfer size after each DMA request, determines whether a new page has been reached, determines if the DMA command is completed, and sends write back information to the DMA queue for subsequent DMA requests.
摘要翻译： 提出了改进的DMAC翻译机制。 DMA命令根据DMA命令的传输大小和计算机系统一次传输的数据量“展开”。 对于第一个DMA请求，DMA队列请求内存管理单元执行地址转换。 DMA队列从MMU接收实际页码，并且在随后的发布请求中，DMA队列向总线接口单元提供实际页号，而不访问MMU，直到传输跨进下一页。 在每个DMA请求之后，滚动逻辑会递减DMA命令的传输大小，确定是否已经达到新的页面，确定DMA命令是否完成，并将后续的DMA请求的回写信息发送到DMA队列。
-
-
-
-
-
-
-
-
-
搜索结果
13 条记录 (耗时 0.016 秒)
