-
公开(公告)号:US20240345679A1
公开(公告)日:2024-10-17
申请号:US18301547
申请日:2023-04-17
发明人: Andriy Maharyta
CPC分类号: G06F3/0418 , G06F3/041662 , G06F3/044
摘要: Apparatuses and methods of capacitance-to-digital code conversion are described. One apparatus includes a bridge circuit and a modulator front-end circuit. The bridge circuit includes a first terminal to couple to a reference cell and a second terminal to couple to a sensor cell. The modulator front-end circuit includes a comparator coupled to the bridge circuit, a first modulation capacitor coupled to a first input of the comparator, and a second modulation capacitor coupled to a second input of the comparator. The modulator front-end circuit provides a digital bitstream. A duty cycle of the digital bitstream is representative of a ratio between a capacitance of the sensor cell and a reference capacitance of the reference cell.
-
公开(公告)号:US20240322699A1
公开(公告)日:2024-09-26
申请号:US18186859
申请日:2023-03-20
CPC分类号: H02M3/33592 , H02M1/44
摘要: A fly-back converter and method of operating is provided to eliminate cross-conduction between a power-switch (PS) on a primary side of a transformer and a synchronous-rectifier (SR) on a secondary side when operating in continuous conduction mode. Generally, the method includes turning on the SR when a drain voltage of the SR drops to a negative voltage followed by a rise in the SR-drain-voltage at a first slope as a current is drawn from the secondary side of the transformer through the SR. When the PS is turned on before the transformer is completely discharged cross-conduction causes a change in the rise of the drain voltage to a second slope greater than the first slope. By turning off the SR within 50 ns of the change in the rise of the drain voltage, cross-conduction is minimized or eliminated without receiving turn-on information from a controller operating the PS.
-
公开(公告)号:US12092651B2
公开(公告)日:2024-09-17
申请号:US17716644
申请日:2022-04-08
摘要: A hydrometer device according to an example includes a floating waterproof device container, and a liquid level sensor positioned in the device container to sense an immersion level of the device container when the device container is floating in a container of liquid. The hydrometer device further includes a conversion circuit positioned in the device container to convert the sensed immersion level to a digital value, and a controller positioned in the device container to determine a liquid density value for the liquid based on the digital value.
-
公开(公告)号:US12089152B2
公开(公告)日:2024-09-10
申请号:US17585771
申请日:2022-01-27
发明人: Xianmin Wang , Hui Luo , Hongwei Kong
IPC分类号: H04W52/02
CPC分类号: H04W52/0216 , H04W52/0261
摘要: A method includes comparing a first battery life value of a first wireless device with a second battery life value of a second wireless device, and in response to determining, based on the comparing, that the first battery life value is less than the second battery life, adjusting a communication schedule so a duration of awake state operation of the first wireless device is less than a duration of awake state operation of the second wireless device.
-
公开(公告)号:US20240295612A1
公开(公告)日:2024-09-05
申请号:US18178426
申请日:2023-03-03
发明人: Roman Ogirko
IPC分类号: G01R31/396 , G01R31/3835 , G01R35/00
CPC分类号: G01R31/396 , G01R31/3835 , G01R35/005
摘要: A first step of a calibration procedure is be performed to obtain a first set of voltage measurements by causing each mode switch of a first set of mode switches of a voltage management subsystem to be placed in a first position and each mode switch of a second set of mode switches of the voltage management subsystem to be placed in a second position. Each mode switch is included within a channel of the voltage management subsystem. A second step of the calibration procedure is performed to obtain a second set of voltage measurements by causing each mode switch of the first set of mode switches to be placed in the second position and each mode switch of the second set of mode switches to be placed in the first position.
-
6.
公开(公告)号:US20240291703A1
公开(公告)日:2024-08-29
申请号:US18173600
申请日:2023-02-23
发明人: Harish Chuppala
CPC分类号: H04L27/2651 , H04L25/0202 , H04L25/03019
摘要: One or more devices, systems, and/or methods are provided. In an example of the techniques presented herein, a receiver has a receiver front end configured to receive time domain data in natural order, a fast Fourier transform module configured to generate frequency domain data in digit reversed order based on the time domain data, a demodulator configured to generate first demodulated data in digit reversed order based on the frequency domain data, and a de-interleaver configured to perform a reordering permutation on the first demodulated data to generate second demodulated data in natural order.
-
公开(公告)号:US12074528B2
公开(公告)日:2024-08-27
申请号:US17575001
申请日:2022-01-13
CPC分类号: H02M3/33592 , H02M1/0012 , H02M1/0058 , H02M3/33515 , H02M3/33576
摘要: A secondary-side-controller for a QR flyback converter and method for operating the same are provided. Generally, the secondary-side-controller includes a driver configured to control a power-switch (PS) on a primary side of converter to turn on the PS when a sinusoidal input voltage to the converter is at one of a plurality of valleys, an analog-to-digital-converter (ADC) to read the input voltage, output voltage, and load current, and generate digital signals based thereon. A valley-controller coupled to the driver, ADC, a look-up-table and a pulse width modulator (PWM) receives the signals from the ADC and using the look-up-table determines at which valley of the plurality of valleys to couple a PWM signal from the PWM to the driver. The valley-controller is operable for each switching cycle of the PS to increment, decrement or leave unchanged the valley at which the PWM signal is coupled from the PWM to the driver.
-
8.
公开(公告)号:US20240283352A1
公开(公告)日:2024-08-22
申请号:US18336695
申请日:2023-06-16
CPC分类号: H02M1/4266 , H02M1/0009 , H02M1/007 , H02M3/003 , H02M3/33515
摘要: Controlling power factor correction (PFC) in a flyback converter is described. In one embodiment, an apparatus includes a flyback converter configured to operate with a variable switching frequency. The flyback converter includes a signal transformer, a primary side including a primary-side controller coupled to the signal transformer, and a secondary side including a secondary-side controller coupled to the signal transformer. The secondary-side controller is configured at least to cause a control signal to be generated based on a set of parameters. The control signal controls power factor correction (PFC) for the flyback converter.
-
公开(公告)号:US20240251247A1
公开(公告)日:2024-07-25
申请号:US18158285
申请日:2023-01-23
发明人: Igor KOLYCH , Kiran Uln , Claudio Rey
IPC分类号: H04W12/121 , H04B17/336 , H04W24/10
CPC分类号: H04W12/121 , H04B17/336 , H04W24/10
摘要: Techniques are disclosed to leverage co-located radios such as BLE and Wi-Fi radios to increase the security of BLE ranging and localization. In one aspect, a transmitting BLE device may use a co-located Wi-Fi radio to transmit signals to interfere with an intruding device's interception of BLE RTT packets. The obfuscating Wi-Fi transmission may overlap a BLE RTT packet in the time domain with or without overlapping in the frequency domain. In one aspect, the co-located Wi-Fi radio may transmit pre-determined signature Wi-Fi signals concurrently with the BLE RTT packets to a receiver with co-located BLE and Wi-Fi radios. The receiver may detect a change in the pre-determined relationship between the two types of communication to reveal an intrusion attempt. In one aspect, a co-located Wi-Fi radio may capture parts of BLE RTT packets concurrently with a BLE radio transmitting or receiving BLE RTT packets to detect an intrusion attempt.
-
公开(公告)号:US12045181B2
公开(公告)日:2024-07-23
申请号:US17831175
申请日:2022-06-02
发明人: Jacek Dobaczewski , Kuo-Jui Sun
CPC分类号: G06F13/24 , G06F9/30029
摘要: One or more computing devices, systems, and/or methods are provided. In an example of the techniques presented herein, a system comprises a processor, a first interrupt source configured to generate a first non-secure interrupt, and an interrupt blocking unit configured to block the first non-secure interrupt responsive to the processor operating in a secure state.
-
-
-
-
-
-
-
-
-