-
公开(公告)号：US20220084451A1
公开(公告)日：2022-03-17
申请号：US17341756
申请日：2021-06-08
Inventor： Zhihua Sun , Yinlong Zhang , Qiujie Su , Feng Qu , Jing Liu , Yanping Liao , Xibin Shao
IPC: G09G3/20
Abstract: Embodiments of the present disclosure provide a method of driving display, and a display device. The method of driving display includes: scanning, progressively or rows by rows, a plurality of sub-pixels arranged in an N×M array, to turn on each row of sub-pixels scanned, so that a duration in which two adjacent rows of sub-pixels are simultaneously in an ON state is greater than or equal to two times a unit scanning time, wherein the unit scanning time is a time required for scanning a row of sub-pixels, N is an integer greater than 1, and M is an integer greater than 1; and applying data signals to at least two rows of sub-pixels simultaneously in the ON state, so that a duration of applying the data signals to each row of sub-pixels is greater than the unit scanning time.
-
公开(公告)号：US11158224B2
公开(公告)日：2021-10-26
申请号：US16077992
申请日：2018-02-22
Inventor： Feng Li , Baoqiang Wang , Qiujie Su
IPC: G09G3/20
Abstract: A start signal generation circuit, a driving method and a display device are provided. The start signal generation circuit includes: a pull-down node control sub-circuit; a pull-up control node control sub-circuit, configured to control a potential of the pull-up control node under the control of voltage signals from a first clock signal input terminal, a second clock signal input terminal, and the 2nth clock signal input terminal; a pull-up node control sub-circuit; a storage sub-circuit, connected between the pull-up node PU and a start signal output terminal; and a start signal output sub-circuit, where n is an integer larger than 1, and smaller than or equal to N, N is an integer larger than 1.
-
公开(公告)号：US20170235406A1
公开(公告)日：2017-08-17
申请号：US15222531
申请日：2016-07-28
CPC classification number: G06F3/0416 , G06F3/0412 , G09G3/3266 , G09G3/3677 , G09G5/003 , G09G2230/00 , G09G2300/0408 , G09G2310/0286 , G11C19/28
Abstract: The present disclosure provides a gate driving circuit in which a node potential compensation unit connected to a touch switch terminal is provided between pull-up nodes of two stages of shift register units of each preset unit group. The node potential compensation unit may compensate for, under the control of both of a pull-up node of a previous stage of shift register unit and the touch switch terminal, a potential of a pull-up node of a next stage of shift register unit, and may enable the potential of the pull-up node of the next stage of shift register unit to be in a stable state, so as to improve the stability of the potential of the gate turn-on signal output by the next stage of shift register unit, thereby enabling a TFT of a pixel region in a corresponding line to be normally turned on and improving a display performance.
-
公开(公告)号：US12197669B2
公开(公告)日：2025-01-14
申请号：US18489747
申请日：2023-10-18
Inventor： Qiujie Su , Yanping Liao , Yingmeng Miao , Chongyang Zhao , Bo Hu , Xiaofeng Yin
IPC: G06F3/041 , G02F1/1333 , G02F1/1343 , G02F1/1362 , H01L27/12 , G06F3/044
Abstract: An array substrate and a touch display device are provided. In the array substrate, a first control unit and a second control unit are arranged opposite to each other in a first direction. A plurality of touch sensor blocks includes a first group of electrode blocks and a second group of electrode blocks arranged in the first direction, and a plurality of touch signal lines includes a first group of touch signal lines and a second group of touch signal lines arranged in the first direction. The touch signal lines in the first group of touch signal lines are coupled to the touch sensor blocks in the first group of electrode blocks respectively; and the touch signal lines in the second group of touch signal lines are coupled to the touch sensor blocks in the second group of electrode blocks respectively.
-
公开(公告)号：US12159879B2
公开(公告)日：2024-12-03
申请号：US17912255
申请日：2021-12-31
Inventor： Qiujie Su , Lingdan Bo , Dongchuan Chen , Jiantao Liu , Jianbo Xian
Abstract: Embodiments of the present disclosure provide a display panel and a display device. The display panel includes: a base substrate including a non-display area; a gate drive circuit located in the non-display area, where the gate drive circuit includes a plurality of shift registers, and the plurality of shift registers are divided into a plurality of register sets; and a plurality of signal lead-in lines located in the non-display area, where the plurality of signal lead-in lines are divided into a plurality of line sets, a frame start signal end of one register set is correspondingly and electrically connected to one line set, and two signal lead-in lines of one line set are provided with the signal lead-in line of another line set therebetween.
-
Patent Agency Ranking
公开(公告)号：US11783744B2
公开(公告)日：2023-10-10
申请号：US17445810
申请日：2021-08-24
Inventor： Qiujie Su , Zhihua Sun , Yingmeng Miao , Yinlong Zhang , Feng Qu , Seungmin Lee , Yanping Liao , Xibin Shao
CPC classification number: G09G3/20 , G11C19/28 , G09G2300/0408 , G09G2310/0286 , G09G2310/08
Abstract: A gate driving circuit, a method for driving the gate driving circuit, and a display panel. The gate driving circuit includes N-stages of cascaded shift registers divided into at least one group of K-stages in which a clock signal terminal of a k-th stage of shift register is connected to receive a k-th clock signal, where N, k and K are positive integers, and 1≤k≤K≤N; and an input signal terminal of a n-th stage of shift register is connected to an output signal terminal of a (n−i)-th stage of shift register, and reset signal terminals of the n-th and (n+1)-th stages of shift registers are connected to an output signal terminal of a (n+j)-th stage of shift register, wherein the n is one of an odd number and an even number, where i and j are positive integers, 1
-
公开(公告)号：US11636793B2
公开(公告)日：2023-04-25
申请号：US17341756
申请日：2021-06-08
Inventor： Zhihua Sun , Yinlong Zhang , Qiujie Su , Feng Qu , Jing Liu , Yanping Liao , Xibin Shao
IPC: G09G3/20
Abstract: Embodiments of the present disclosure provide a method of driving display, and a display device. The method of driving display includes: scanning, progressively or rows by rows, a plurality of sub-pixels arranged in an N×M array, to turn on each row of sub-pixels scanned, so that a duration in which two adjacent rows of sub-pixels are simultaneously in an ON state is greater than or equal to two times a unit scanning time, wherein the unit scanning time is a time required for scanning a row of sub-pixels, N is an integer greater than 1, and M is an integer greater than 1; and applying data signals to at least two rows of sub-pixels simultaneously in the ON state, so that a duration of applying the data signals to each row of sub-pixels is greater than the unit scanning time.
-
公开(公告)号：US11481067B2
公开(公告)日：2022-10-25
申请号：US17454944
申请日：2021-11-15
Inventor： Qiujie Su
Abstract: A shift register unit includes a first pull-up node control circuit, a second pull-up node control circuit, a pull-down node control circuit, an output pull-up circuit and an output pull-down circuit. The first pull-up node control circuit is configured to control a first pull-up node to be electrically connected to a second voltage end under the control of an input signal, and control the first pull-up node to be electrically connected to a first voltage end under the control of a resetting signal. The second pull-up node control circuit is configured to control the second pull-up node to be electrically connected to the second voltage end under the control of the input signal applied to the input end, and control the second pull-up node to be electrically connected to the first voltage end under the control of the resetting signal from the resetting end.
-
公开(公告)号：US11380736B2
公开(公告)日：2022-07-05
申请号：US17016511
申请日：2020-09-10
Inventor： Qiujie Su , Zhihua Sun
IPC: H01L27/32 , G02F1/1333 , G02F1/1362
Abstract: The embodiments of the present disclosure provide a display panel and a display apparatus. The display panel includes: a first substrate; a plurality of sub-pixels arranged in an array on the substrate, the plurality of sub-pixels comprising a first type of sub-pixels and a second type of sub-pixels; and at least one data line, each of which is disposed between adjacent columns of sub-pixels of the array and extending along a second direction, an overlapped area of projection of each data line on the first substrate and projection of the first type of sub-pixels on the first substrate has a first width, and an overlapped area of the projection of each data line on the first substrate and projection of the second type of sub-pixels on the first substrate has a second width less than the first width.
-
公开(公告)号：US20220101770A1
公开(公告)日：2022-03-31
申请号：US17445810
申请日：2021-08-24
Inventor： Qiujie Su , Zhihua Sun , Yingmeng Miao , Yinlong Zhang , Feng Qu , Seungmin Lee , Yanping Liao , Xibin Shao
Abstract: A gate driving circuit, a method for driving the gate driving circuit, and a display panel. The gate driving circuit includes N-stages of cascaded shift registers divided into at least one group of K-stages in which a clock signal terminal of a k-th stage of shift register is connected to receive a k-th clock signal, where N, k and K are positive integers, and 1≤k≤K≤N; and an input signal terminal of a n-th stage of shift register is connected to an output signal terminal of a (n−i)-th stage of shift register, and reset signal terminals of the n-th and (n+1)-th stages of shift registers are connected to an output signal terminal of a (n+j)-th stage of shift register, wherein the n is one of an odd number and an even number, where i and j are positive integers, 1
-
-
-
-
-
-
-
-
-
Search Results
43
records
(took 0.024 seconds)
