公开(公告)号：US20210173006A1

公开(公告)日：2021-06-10

申请号：US17117544

申请日：2020-12-10

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Arani Roy ,  Arava Prakash ,  Aroma Bhat ,  Mitesh Goyal ,  Abhishek Ghosh

IPC: G01R31/3177 ,  H03K3/037 ,  G01R31/317

Abstract: A True Single Phase Clock (TSPC) pre-charge based flip-flop is provided. The flip-flop includes a scan section, a master section, and a slave section. The scan section receives a scan enable signal, a scan input signal, a clock signal, and feedback data from the master section, and outputs an internal signal to the master section based on the scan enable signal, the scan input signal, the clock signal, and the feedback data. The master section is coupled to the scan section and receives the internal signal and a data input, and outputs a master feedback signal to the slave section based on the internal signal, the data input, and the feedback data. The slave section is coupled to the master section and generates an output by latching the master feedback signal received from the master section according to the clock signal. The clock signal is a True-Single-Phase-Clock (TSPC).

公开(公告)号：US11569799B2

公开(公告)日：2023-01-31

申请号：US17188510

申请日：2021-03-01

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Aroma Bhat ,  Arani Roy ,  Mitesh Goyal ,  Abhishek Ghosh

IPC: H03K3/3562 ,  H03K3/037

Abstract: A True Single-Phase Clock (TSPC) NAND-based reset flip-flop includes a reset functionality to perform a reset operation. The flip-flop with the reset functionality includes a master section and a slave section. The reset functionality is achieved using two transistors in the master section. The master section and the slave section operate using the TSPC. The master section and the slave section may include a plurality of NAND circuits and a NAND and NOR circuit for performing the reset operation. The master section outputs a plurality of internal signals on receiving a data input, a scan enable signal, a scan input signal, a reset control signal, and a clock signal. The slave section generates an output on receiving the plurality of internal signals received from the master section.

公开(公告)号：US11366161B2

公开(公告)日：2022-06-21

申请号：US17117544

申请日：2020-12-10

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Arani Roy ,  Arava Prakash ,  Aroma Bhat ,  Mitesh Goyal ,  Abhishek Ghosh

IPC: G01R31/3177 ,  G01R31/317 ,  H03K3/037

Abstract: A True Single Phase Clock (TSPC) pre-charge based flip-flop is provided. The flip-flop includes a scan section, a master section, and a slave section. The scan section receives a scan enable signal, a scan input signal, a clock signal, and feedback data from the master section, and outputs an internal signal to the master section based on the scan enable signal, the scan input signal, the clock signal, and the feedback data. The master section is coupled to the scan section and receives the internal signal and a data input, and outputs a master feedback signal to the slave section based on the internal signal, the data input, and the feedback data. The slave section is coupled to the master section and generates an output by latching the master feedback signal received from the master section according to the clock signal. The clock signal is a True-Single-Phase-Clock (TSPC).

公开(公告)号：US11362648B2

公开(公告)日：2022-06-14

申请号：US17118082

申请日：2020-12-10

Applicant: Samsung Electronics Co., Ltd.

Inventor： Aroma Bhat ,  Abdur Rakheeb ,  Arani Roy ,  Mitesh Goyal ,  Abhishek Ghosh

IPC: H03K3/3562 ,  G01R31/3177 ,  H03K3/027 ,  H03K3/012

Abstract: A pre-discharging based flip-flop having a negative setup time can include a flip-flop with an inverted output QN. The flip-flop includes a master section and a slave section. The master section latches a data input or a scan input signal based on a scan enable signal, and the slave section retains a previous value of the inverted output QN when a clock signal is at a low logic level. The master section retains a previously latched value of the data input or the scan input signal and the slave section fetches the latched value of the master section and provides a new inverted output QN when the clock signal is at a high logic level. Further, the master section includes sub-sections that are operated using a negative clock signal. An output of the master section is discharged to zero for a half of a phase of the clock cycle.

公开(公告)号：US20220173725A1

公开(公告)日：2022-06-02

申请号：US17188510

申请日：2021-03-01

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： AROMA BHAT ,  Arani Roy ,  Mitesh Goyal ,  Abhishek Ghosh

IPC: H03K3/037

Abstract: A True Single-Phase Clock (TSPC) NAND-based reset flip-flop includes a reset functionality to perform a reset operation. The flip-flop with the reset functionality includes a master section and a slave section. The reset functionality is achieved using two transistors in the master section. The master section and the slave section operate using the TSPC. The master section and the slave section may include a plurality of NAND circuits and a NAND and NOR circuit for performing the reset operation. The master section outputs a plurality of internal signals on receiving a data input, a scan enable signal, a scan input signal, a reset control signal, and a clock signal. The slave section generates an output on receiving the plurality of internal signals received from the master section.

公开(公告)号：US20210184660A1

公开(公告)日：2021-06-17

申请号：US17118082

申请日：2020-12-10

Applicant: Samsung Electronics Co., Ltd.

Inventor： Aroma Bhat ,  Abdur Rakheeb ,  Arani Roy ,  Mitesh Goyal ,  Abhishek Ghosh

IPC: H03K3/3562 ,  G01R31/3177

Abstract: A pre-discharging based flip-flop having a negative setup time can include a flip-flop with an inverted output QN. The flip-flop includes a master section and a slave section. The master section latches a data input or a scan input signal based on a scan enable signal, and the slave section retains a previous value of the inverted output QN when a clock signal is at a low logic level. The master section retains a previously latched value of the data input or the scan input signal and the slave section fetches the latched value of the master section and provides a new inverted output QN when the clock signal is at a high logic level. Further, the master section includes sub-sections that are operated using a negative clock signal. An output of the master section is discharged to zero for a half of a phase of the clock cycle.