Digital clock update methodology for multi-Nyquist constructive interference to boost signal power in radio frequency transmission
    1.
    发明授权
    Digital clock update methodology for multi-Nyquist constructive interference to boost signal power in radio frequency transmission 有权
    数字时钟更新方法,用于多奈奎斯特建设性干扰,以提高射频传输中的信号功率

    公开(公告)号:US08791849B1

    公开(公告)日:2014-07-29

    申请号:US13827892

    申请日:2013-03-14

    CPC classification number: H03M1/66

    Abstract: A system for converting a digital signal to an analog signal, the digital signal having a center frequency, includes: a multi-Nyquist DAC; a clock; and a controller configured to: control the clock to generate a clock signal such that the center frequency of the digital signal is an integer multiple of half the frequency of the clock signal, the clock being configured to supply the clock signal to the multi-Nyquist DAC and to the controller; and supply the digital signal to the multi-Nyquist DAC to generate an output signal.

    Abstract translation: 一种用于将数字信号转换为模拟信号的系统,具有中心频率的数字信号包括:多奈奎斯特DAC; 一个钟; 以及控制器,其被配置为:控制所述时钟以产生时钟信号,使得所述数字信号的中心频率是所述时钟信号的频率的一半的整数倍,所述时钟被配置为将所述时钟信号提供给所述多奈奎斯特 DAC和控制器; 并将数字信号提供给多奈奎斯特DAC以产生输出信号。

Patent Agency Ranking