PROGRAMMABLE HIGH-SPEED EQUALIZER AND RELATED METHOD
    1.
    发明申请
    PROGRAMMABLE HIGH-SPEED EQUALIZER AND RELATED METHOD 有权
    可编程高速均衡器及相关方法

    公开(公告)号:US20160294383A1

    公开(公告)日:2016-10-06

    申请号:US14792441

    申请日:2015-07-06

    Abstract: A programmable equalizer and related method are provided. The equalizer includes a pair of current-setting field effect transistors (FETs) coupled in series with a pair of input FETs and a pair of load resistors, respectively, between a first voltage rail (Vdd) and a second voltage rail (ground). A programmable equalization circuit is coupled between the sources of the input FETs, comprising a plurality of selectable resistive paths and a variable capacitor, which could also be configured as a plurality of selectable capacitive paths. Each of the selectable resistive paths (as well as each of the selectable capacitive paths) include a selection FET for selectively coupling the corresponding resistive (or capacitive) path between the sources of the input FETs. In the case where one of the input FETs is biased with a reference gate voltage, the source of each selection FET is coupled to the source of such input FET.

    Abstract translation: 提供了可编程均衡器和相关方法。 均衡器包括分别与第一电压轨(Vdd)和第二电压轨(地)之间的一对输入FET和一对负载电阻串联耦合的一对电流设定场效应晶体管(FET)。 可编程均衡电路耦合在输入FET的源极之间,包括多个可选择的电阻路径和可变电容器,其也可以被配置为多个可选择的电容路径。 每个可选择的电阻路径(以及每个可选择的电容路径)包括用于选择性地耦合在输入FET的源极之间的对应的电阻(或电容)路径的选择FET。 在其中一个输入FET被参考栅极电压偏置的情况下,每个选择FET的源极耦合到这种输入FET的源极。

    CIRCUITS AND METHODS PROVIDING HIGH-SPEED DATA LINK WITH EQUALIZER
    5.
    发明申请
    CIRCUITS AND METHODS PROVIDING HIGH-SPEED DATA LINK WITH EQUALIZER 有权
    提供均衡器高速数据链路的电路和方法

    公开(公告)号:US20160294585A1

    公开(公告)日:2016-10-06

    申请号:US14852088

    申请日:2015-09-11

    Abstract: Methods, systems, and circuits for providing reception and capture of data using a mismatched impedance and an equalizer to save power are disclosed. A data receiver in communication with a transmission line, the data receiver having a termination impedance that is mismatched with respect to a characteristic impedance of the transmission line; and an equalizer in communication with the data receiver, the equalizer configured to receive a channel-transmitted data signal from the data receiver and to re-shape the signal to reduce distortion RC attenuation; wherein the circuit is configured to selectably operate in a first mode wherein the termination impedance is matched with respect to the characteristic impedance of the transmission line and a second mode wherein the termination impedance is mismatched with respect to the characteristic impedance of the transmission line and the signal is not recoverable but-for the equalizer.

    Abstract translation: 公开了使用不匹配阻抗和均衡器来提供接收和捕获数据以节省功率的方法,系统和电路。 一种与传输线通信的数据接收机,所述数据接收机具有相对于所述传输线的特性阻抗失配的终端阻抗; 以及与数据接收器通信的均衡器,均衡器被配置为从数据接收器接收信道发送的数据信号并且重新形成信号以减小失真RC衰减; 其中所述电路被配置为以第一模式可选择地操作,其中终端阻抗相对于传输线的特性阻抗匹配,以及第二模式,其中终端阻抗相对于传输线的特性阻抗失配, 信号是不可恢复的,但是对于均衡器。

Patent Agency Ranking