Chip package and packaging method
    1.
    发明授权
    Chip package and packaging method 有权
    芯片封装和封装方法

    公开(公告)号:US09484311B2

    公开(公告)日:2016-11-01

    申请号:US14570822

    申请日:2014-12-15

    Abstract: A chip package and a packaging method are provided, which relates to the field of communications technologies, and is invented to implement high-frequency electromagnetic interference shielding and effectively improve chip performance. The package includes a package substrate and a metal cap covering the package substrate, where a silicon chip placement area is arranged on an upper surface of the package substrate, multiple first conductive parts are arranged in a peripheral area of the silicon chip placement area, and an edge of the metal cap is in contact with the package substrate and electrically connected to the multiple first conductive parts, where at least a portion of first conductive parts in the multiple first conductive parts are electrically connected to a grounding part by using the metal cap, and the grounding part is arranged on the package substrate, and configured to ground the package substrate.

    Abstract translation: 提供了与通信技术领域相关的芯片封装和封装方法,并且被发明以实现高频电磁干扰屏蔽并有效地提高芯片性能。 所述封装包括封装基板和覆盖所述封装基板的金属盖,在所述封装基板的上表面上配置有硅芯片放置区域,在所述硅芯片放置区域的周边区域配置有多个第一导电部, 金属盖的边缘与封装基板接触并电连接到多个第一导电部件,多个第一导电部件中的第一导电部件的至少一部分通过使用金属盖电连接到接地部件 并且接地部分布置在封装衬底上,并且被配置为对封装衬底进行接地。

    CHIP PACKAGE AND PACKAGING METHOD
    2.
    发明申请
    CHIP PACKAGE AND PACKAGING METHOD 有权
    芯片包装和包装方法

    公开(公告)号:US20150102473A1

    公开(公告)日:2015-04-16

    申请号:US14570822

    申请日:2014-12-15

    Abstract: A chip package and a packaging method are provided, which relates to the field of communications technologies, and is invented to implement high-frequency electromagnetic interference shielding and effectively improve chip performance. The package includes a package substrate and a metal cap covering the package substrate, where a silicon chip placement area is arranged on an upper surface of the package substrate, multiple first conductive parts are arranged in a peripheral area of the silicon chip placement area, and an edge of the metal cap is in contact with the package substrate and electrically connected to the multiple first conductive parts, where at least a portion of first conductive parts in the multiple first conductive parts are electrically connected to a grounding part by using the metal cap, and the grounding part is arranged on the package substrate, and configured to ground the package substrate.

    Abstract translation: 提供了与通信技术领域相关的芯片封装和封装方法,并且被发明以实现高频电磁干扰屏蔽并有效地提高芯片性能。 所述封装包括封装基板和覆盖所述封装基板的金属盖,在所述封装基板的上表面上配置有硅芯片放置区域,在所述硅芯片放置区域的周边区域配置有多个第一导电部, 金属盖的边缘与封装基板接触并电连接到多个第一导电部件,多个第一导电部件中的第一导电部件的至少一部分通过使用金属盖电连接到接地部件 并且接地部分布置在封装衬底上,并且被配置为对封装衬底进行接地。

Patent Agency Ranking