Invention Grant
- Patent Title: Accurate glitch detection
-
Application No.: US15011546Application Date: 2016-01-30
-
Publication No.: US09792394B2Publication Date: 2017-10-17
- Inventor: Kaushik De , Dipti Ranjan Senapati , Mahantesh D. Narwade , Namit K. Gupta , Rajarshi Mukherjee
- Applicant: Synopsys, Inc.
- Applicant Address: US CA Mountain View
- Assignee: Synopsys, Inc.
- Current Assignee: Synopsys, Inc.
- Current Assignee Address: US CA Mountain View
- Agency: Park, Vaughan, Fleming & Dowler LLP
- Agent Laxman Sahasrabuddhe
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
Systems and techniques for detecting design problems in a circuit design are described. A higher-level abstraction of the circuit design can be synthesized to obtain a lower-level abstraction of the circuit design, and a mapping between signals in the higher-level abstraction and the signals in the lower-level abstraction. A design problem can be detected in the circuit design in response to determining that a possible glitch in a signal in the lower-level abstraction is not blocked when an enable signal is assigned a blocking value. The enable signal and the corresponding blocking value are identified by analyzing the higher-level abstraction.
Public/Granted literature
- US20170053051A1 ACCURATE GLITCH DETECTION Public/Granted day:2017-02-23
Information query