Invention Grant
US09519735B2 Method of failure analysis 有权
故障分析方法

Method of failure analysis
Abstract:
In some methods, a number of input data sets is provided for an integrated circuit (IC) model. A number of scores for the number of input data sets, respectively, are then determined based on probabilities of the respective input data sets resulting in a failure condition, which exists when the IC model fails to meet a predetermined yield criteria. A simulation order for the number of input data sets is then assigned according to the determined number of scores.
Public/Granted literature
Information query
Patent Agency Ranking
0/0