Invention Grant
- Patent Title: Semiconductor device having gate in recess
- Patent Title (中): 半导体器件具有凹槽中的栅极
-
Application No.: US13040610Application Date: 2011-03-04
-
Publication No.: US08754471B2Publication Date: 2014-06-17
- Inventor: Toshiaki Iwamatsu , Kozo Ishikawa , Masashi Kitazawa , Kiyoshi Hayashi , Takahiro Maruyama , Masaaki Shinohara , Kenji Kawai
- Applicant: Toshiaki Iwamatsu , Kozo Ishikawa , Masashi Kitazawa , Kiyoshi Hayashi , Takahiro Maruyama , Masaaki Shinohara , Kenji Kawai
- Applicant Address: JP Kanagawa
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kanagawa
- Agency: McDermott Will & Emery LLP
- Priority: JP2010-048755 20100305
- Main IPC: H01L29/76
- IPC: H01L29/76 ; H01L29/94 ; H01L31/062 ; H01L29/66 ; H01L29/78
Abstract:
There are provided a semiconductor device which can be miniaturized without being deteriorated in characteristics, and a manufacturing method thereof. The semiconductor device includes a semiconductor substrate having a main surface, a source region and a drain region formed apart from each other in the main surface, a gate electrode layer formed over the main surface sandwiched between the source region and the drain region, a first conductive layer formed so as to be in contact with the surface of the source region, and a second conductive layer formed so as to be in contact with the surface of the drain region. A recess is formed in the main surface so as to extend from the contact region between the first conductive layer and the source region through a part underlying the gate electrode layer to the contact region between the second conductive layer and the drain region.
Public/Granted literature
- US20110215423A1 SEMICONDUCTOR DEVICE AND A MANUFACTURING METHOD THEREOF Public/Granted day:2011-09-08
Information query
IPC分类: