Invention Grant
US08091001B2 FPGA programming structure for ATPG test coverage 有权
FPGA编程结构,用于ATPG测试覆盖

FPGA programming structure for ATPG test coverage
Abstract:
Testing of combinatorial logic in a programmable device is provided by routing input and/or output test values as signals from and back to dedicated logic through programming circuitry in programmable logic. Some embodiments of the present invention provide for a method for testing functional logic block of an application-specific standard product (ASSP) in a programmable logic device, the method comprising: storing an input value into a register; passing the input value from the register to combinatorial logic; producing an output value from the combinatorial logic; passing the output value from the combinatorial logic to the register; saving the output value in the register; and reading the output value out of the register.
Public/Granted literature
Information query
Patent Agency Ranking
0/0