Invention Grant
US07595675B2 Duty cycle measurement method and apparatus that operates in a calibration mode and a test mode 有权
在校准模式和测试模式下工作的占空比测量方法和装置

Duty cycle measurement method and apparatus that operates in a calibration mode and a test mode
Abstract:
The disclosed methodology and apparatus measure the duty cycle of a reference clock signal that a clock circuit supplies to a duty cycle measurement (DCM) circuit. In one embodiment, the DCM circuit includes a capacitor driven by a charge pump. The reference clock signal drives the charge pump. The clock circuit varies the duty cycle of the reference clock signal among a number of known duty cycle values. The DCM circuit stores resultant capacitor voltage values corresponding to each of the known duty cycle values in a data store. The DCM circuit applies a test clock signal having an unknown duty cycle to the capacitor via the charge pump, thus charging the capacitor to a new voltage value that corresponds to the duty cycle of the test clock signal. Control software accesses the data store to determine the duty cycle to which the test clock signal corresponds.
Information query
Patent Agency Ranking
0/0