发明授权
US07447077B2 Referencing scheme for trap memory 有权
陷阱内存引用方案

Referencing scheme for trap memory
摘要:
A reference circuit is described for creating a reference signal using a twin MONOS memory cell. A first portion of the twin MONOS memory cell connects to a charged and floating bit line a current source formed in a second portion of the twin MONOS cell that discharges the charged bit line to form a reference signal for a sense amplifier. The sense amplifier compares the reference signal to a signal from a selected memory cell upon which memory operations are being performed comprising read, erase verify and program verify.
公开/授权文献
信息查询
0/0