Invention Grant
US5784414A Receiver with quadrature decimation stage, method of processing digital signals 失效
具有正交抽取级的接收机,数字信号处理方法

Receiver with quadrature decimation stage, method of processing digital
signals
Abstract:
In a the receiver, a reception signal is digitized (5) with a relatively high sampling frequency. Analog filters (2, 4) prevent aliasing. The digitized reception signal is applied via a splitter (100) to a quadrature digital signal processor (9, 10, 11, 12). In this processor, a desired carrier is selected and demodulated. The splitter (100) transforms the digitized reception signal in accordance with a first and a second transform function (H.sub.1, H.sub.2) to obtain in-phase and quadrature components (xi, yi), respectively. The sampling frequency is reduced (130, 140) in the splitter. A specific relation between the phase and magnitude of the transform functions (H.sub.1, H.sub.2) prevents aliasing. Such a relation can be achieved with relatively simple digital filters (110, 120).
Public/Granted literature
Information query
Patent Agency Ranking
0/0