- 专利标题: INTEGRATED CIRCUITS WITH CONDUCTIVE POSTS HAVING ROUGH SIDEWALLS
-
申请号: US18141456申请日: 2023-04-30
-
公开(公告)号: US20240363570A1公开(公告)日: 2024-10-31
- 发明人: Jose Daniel Carlos Torres , Katleen Fajardo Timbol
- 申请人: Texas Instruments Incorporated
- 申请人地址: US TX Dallas
- 专利权人: Texas Instruments Incorporated
- 当前专利权人: Texas Instruments Incorporated
- 当前专利权人地址: US TX Dallas
- 主分类号: H01L23/00
- IPC分类号: H01L23/00
摘要:
A semiconductor package comprises an integrated circuit having a contact and a conductive bump directly attached to the contact. The conductive bump has a sidewall with a roughened surface. A leadframe is electrically coupled to the conductive bump. An integrated circuit package mold covers portions of the conductive bump and the lead frame, the roughened surface of the conductive bump is configured to interlock with the integrated circuit package mold. An electrically conductive adhesive couples the conductive bump to the lead frame. The conductive bump comprises copper in one arrangement. The roughened surface of the conductive bump includes grooves along grain boundaries that separate copper grains. The roughened surface of the conductive bump is formed by etching with a diluted sulfuric peroxide solution.
信息查询
IPC分类: