Disclosed is a digital display system based on a common interface. More particularly, a cluster pixel circuit includes a row terminal connected to a row line for receiving PWM (Pulse Width Modulation) clock signal; a column terminal connected to a column line for receiving N-bit data; a first individual pixel driver for driving a first pixel in the cluster pixel; and a second individual pixel driver connected to the first individual pixel driver and for driving a second pixel in the cluster pixel.