- 专利标题: Dynamic logical page sizes for memory devices
-
申请号: US18081468申请日: 2022-12-14
-
公开(公告)号: US12130747B2公开(公告)日: 2024-10-29
- 发明人: Sharath Chandra Ambula , David Aaron Palmer , Venkata Kiran Kumar Matturi , Sri Ramya Pinisetty , Sushil Kumar
- 申请人: Micron Technology, Inc.
- 申请人地址: US ID Boise
- 专利权人: Micron Technology, Inc.
- 当前专利权人: Micron Technology, Inc.
- 当前专利权人地址: US ID Boise
- 代理机构: Holland & Hart LLP
- 主分类号: G06F12/1009
- IPC分类号: G06F12/1009
摘要:
Methods, systems, and devices for dynamic logical page sizes for memory devices are described. A memory device may use an initial set of logical pages each having a same size and one or more logical-to-physical (L2P) tables to map logical addresses of the logical pages to the physical addresses of corresponding physical pages. As commands are received from a host device, the memory device may dynamically split a logical page to introduce smaller logic pages if the host device accesses data in chunk sizes smaller than the size of the logical page that is split. The memory device may maintain one or more additional L2P tables for each smaller logical page size that is introduced, along with one or more pointer tables to map between L2P tables and entries for larger logical page sizes and L2P tables and entries associated with smaller logical page sizes.
公开/授权文献
- US20230185727A1 DYNAMIC LOGICAL PAGE SIZES FOR MEMORY DEVICES 公开/授权日:2023-06-15
信息查询
IPC分类: