- 专利标题： Processor that mitigates side channel attacks by refraining from allocating an entry in a data TLB for a missing load address when the load address misses both in a data cache memory and in the data TLB and the load address specifies a location without a valid address translation or without permission to read from the location
-
申请号： US17064553申请日： 2020-10-06
-
公开(公告)号： US11853424B2公开(公告)日： 2023-12-26
- 发明人: John G. Favor , Srivatsan Srinivasan
- 申请人： Ventana Micro Systems Inc.
- 申请人地址： US CA San Jose
- 专利权人： Ventana Micro Systems Inc.
- 当前专利权人： Ventana Micro Systems Inc.
- 当前专利权人地址： US CA Cupertino
- 代理机构： Huffman Law Group, PC
- 代理商 E. Alan Davis
- 主分类号： G06F21/56
- IPC分类号： G06F21/56 ; G06F21/57 ; G06F21/54 ; G06F21/79 ; G06F9/30 ; G06F12/0895 ; G06F12/1045 ; G06F12/0811
摘要：
A microprocessor for mitigating side channel attacks includes a memory subsystem that receives a load operation that specifies a load address. The memory subsystem includes a virtually-indexed, virtually-tagged data cache memory (VIVTDCM) comprising entries that hold translation information. The memory subsystem also includes a data translation lookaside buffer (DTLB) comprising entries that hold physical address translations and translation information. The processor performs speculative execution of instructions and executes instructions out of program order. The memory system allows non-inclusion with respect to translation information between the VIVTDCM and the DTLB such that, for instances in time, translation information associated with the load address is present in the VIVTDCM and absent in the DTLB. The memory subsystem uses the translation information of the VIVTDCM to complete execution of the load operation when the load address hits in the VIVTDCM irrespective of whether the translation information is present or absent in the DTLB.
信息查询
