A sigma-delta analog-to-digital converter including a gain element connected to an integrator. The gain element switches between different gain values during consecutive phases of a clock signal having a different number of clock cycles. A counter is configured to count with a different increment step size dependent on the first and second gain values. The converter may be part of a sensor arrangement with a temperature sensor.