- 专利标题: Method for making a semiconductor device with nanowire and aligned external and internal spacers
-
申请号: US15837298申请日: 2017-12-11
-
公开(公告)号: US10217849B2公开(公告)日: 2019-02-26
- 发明人: Sylvain Barraud , Emmanuel Augendre , Remi Coquand , Shay Reboh
- 申请人: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
- 申请人地址: FR Paris
- 专利权人: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
- 当前专利权人: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
- 当前专利权人地址: FR Paris
- 代理机构: Oblon, McClelland, Maier & Neustadt, L.L.P.
- 优先权: FR1662530 20161215
- 主分类号: H01L21/00
- IPC分类号: H01L21/00 ; H01L29/66 ; H01L29/06 ; H01L29/423 ; H01L29/78 ; H01L29/786
摘要:
Method for making a semiconductor device, comprising: a) making of a stack of crystalline semiconductor layers comprising a first layer and a second layer capable of being selectively etched in relation to the first layer, b) etching of part of the stack, a portion of the first layer forms a nanowire (132) arranged on the second layer, c) selective etching of second layer, d) making, beneath the nanowire, of a sacrificial portion which has an etching selectivity which is greater than that of the second layer, e) making of a sacrificial gate and of an external spacer surrounding the sacrificial gate, f) etching of the stack, revealing ends of the nanowire and of the sacrificial portion aligned with the external spacer, g) selective etching of parts of the sacrificial portion, from its ends, forming aligned cavities beneath the external spacer, h) making of an internal spacer within the cavities.
公开/授权文献
信息查询
IPC分类: