Semiconductor structure for preventing row hammering issue in DRAM cell and method for manufacturing the same
Abstract:
A semiconductor structure for preventing row hammering issue in DRAM cell is provided in the present invention. The structure includes a trench with a gate dielectric, an n-type work function metal layer, a TiN layer conformally formed within, and a buried word line filled in the trench.
Information query
Patent Agency Ranking
0/0