Systems and methods for frame buffering and arbitration in a network

    公开(公告)号:US10541934B1

    公开(公告)日:2020-01-21

    申请号:US15837400

    申请日:2017-12-11

    Applicant: Xilinx, Inc.

    Abstract: A network device includes a first port, a second port, a third port, and an arbitration circuit. The arbitration circuit is configured to receive a first frame and a second frame. The first frame is received from the first port and to be forwarded to the third port. The second frame is received from the second port and to be forwarded to the third port. The arbitration circuit compares a first priority of the first frame and a second priority of the second frame to generate a first comparison result. In response to the first comparison result, first forwarding data is generated based on the first and second frames. The first forwarding data is sent to an output of the arbitration circuit.

    Time sensitive networking control circuitry

    公开(公告)号:US10511455B1

    公开(公告)日:2019-12-17

    申请号:US15707911

    申请日:2017-09-18

    Applicant: Xilinx, Inc.

    Abstract: A time-sensitive networking system includes gate control circuits configured to control egress of data from multiple queues, respectively. A list execution circuit configures gate states of the plurality of gate control circuits based on a current gate control list that specifies a sequence of operations. Each operation specifies the gate states of the gate control circuits. A cycle timer circuit transmits a timing signal that signals to start a gating cycle by the list execution circuit. A list configuration circuit inputs a new gate control list and establishes the new gate control list as the current gate control list. The list configuration circuit transmits an initial cycle start signal directly to the list execution circuit, bypassing the cycle timer circuit, in response to completion of establishing the new gate control list as the current gate control list.

Patent Agency Ranking