-
公开(公告)号:US20240372557A1
公开(公告)日:2024-11-07
申请号:US18772635
申请日:2024-07-15
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Narasimhan RAJAGOPAL , Nithin GOPINATH , Viswanathan NAGARAJAN , Neeraj SHRIVASTAVA , Visvesvaraya A. PENTAKOTA , Harshit MOONDRA , Abhinav CHANDRA
IPC: H03M1/10
Abstract: A circuit includes a nonlinear analog-to-digital converter (ADC) configured to provide a first digital output based on an analog input signal. The circuit also includes a linearization circuit having a lookup table (LUT) memory configured to store initial calibration data. The linearization circuit is coupled to the nonlinear ADC and is configured to: determine updated calibration data based on the initial calibration data; replace the initial calibration data in the LUT memory with the updated calibration data; and provide a second digital output at a linearization circuit output of the linearization circuit based on the first digital output and the updated calibration data.
-
公开(公告)号:US20250023594A1
公开(公告)日:2025-01-16
申请号:US18397868
申请日:2023-12-27
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Visvesvaraya A. PENTAKOTA , Sovan GHOSH
IPC: H04B1/16
Abstract: One example includes an analog-to-digital converter (ADC) front-end system. The system includes a digital step attenuator (DSA) having an input and an output. The system also includes a sampling system having an input coupled to the output of the DSA. The sampling system includes a first sampling capacitor, a second sampling capacitor, and at least one sampling switch. The sampling system can be configured to sample an analog signal current provided from the DSA on the first sampling capacitor and the second sampling capacitor concurrently in response to activation of the at least one sampling switch to integrate the analog signal current as a sampling voltage on both the first and second sampling capacitors. The system further includes an ADC having an input and an output, the input of the ADC coupled to the output of the sampling system.
-
公开(公告)号:US20230387932A1
公开(公告)日:2023-11-30
申请号:US17825864
申请日:2022-05-26
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Narasimhan RAJAGOPAL , Nithin GOPINATH , Viswanathan NAGARAJAN , Neeraj SHRIVASTAVA , Visvesvaraya A. PENTAKOTA , Harshit MOONDRA , Abhinav CHANDRA
IPC: H03M1/10
CPC classification number: H03M1/1014
Abstract: A circuit includes a nonlinear analog-to-digital converter (ADC) configured to provide a first digital output based on an analog input signal. The circuit also includes a linearization circuit having a lookup table (LUT) memory configured to store initial calibration data. The linearization circuit is coupled to the nonlinear ADC and is configured to: determine updated calibration data based on the initial calibration data; replace the initial calibration data in the LUT memory with the updated calibration data; and provide a second digital output at a linearization circuit output of the linearization circuit based on the first digital output and the updated calibration data.
-
-