METHOD AND APPARATUS WITH CIRCUIT DESIGN PARAMETER GENERATION

    公开(公告)号:US20240078361A1

    公开(公告)日:2024-03-07

    申请号:US18310656

    申请日:2023-05-02

    CPC classification number: G06F30/27 G06F30/3308

    Abstract: A method of generating a circuit design parameter meeting a target specification, the method including generating a first probability distribution of a first specification using a first model provided a first parameter where the first model is configured to infer a correlation between the first parameter and the first probability distribution, generating a second parameter using a second model provided the first probability distribution, and updating the first model based on the second parameter. The second model is trained by using a reward, the reward being determined based on a second probability distribution of a second specification corresponding to the second parameter

    HOMOMORPHIC ENCRYPTION APPARATUS AND METHOD
    3.
    发明公开

    公开(公告)号:US20230171085A1

    公开(公告)日:2023-06-01

    申请号:US17994294

    申请日:2022-11-26

    CPC classification number: H04L9/008 H04L9/0618

    Abstract: A homomorphic encryption apparatus and method are disclosed. The homomorphic encryption apparatus includes one or more processors, and memory storing instructions configured to, when executed by the one or more processors, cause the one or more processors to receive a blind rotation key for performing a blind rotation operation and receive an operand ciphertext of the blind rotation operation, generate a first ciphertext by performing addition of a polynomial representation based on the blind rotation key and the operand ciphertext, and generate a target ciphertext by performing key switching and accumulative multiplication based on the first ciphertext.

    APPARATUS AND METHOD WITH HOMOMORPHIC ENCRYPTION OPERATION

    公开(公告)号:US20230327849A1

    公开(公告)日:2023-10-12

    申请号:US18070846

    申请日:2022-11-29

    CPC classification number: H04L9/008 H04L9/0618

    Abstract: An apparatus and method with homomorphic encryption are included. An apparatus includes a processor configured to, and/or coupled with a memory storing instructions to configure the processor to: generate, from a ciphertext corresponding to a polynomial having a first degree for performing a homomorphic encryption operation, split polynomials having a second degree by factorizing the polynomial, wherein the split polynomials have a second degree that is less than the first degree, generate partial operation results by performing an element-wise operation using the split polynomials, and generate a homomorphic encryption operation result corresponding to the ciphertext by joining the partial operation results.

    APPARATUS AND METHOD WITH HOMOMORPHIC ENCRYPTION OPERATION

    公开(公告)号:US20240340158A1

    公开(公告)日:2024-10-10

    申请号:US18625437

    申请日:2024-04-03

    CPC classification number: H04L9/008 H04L9/06

    Abstract: Disclosed is a homomorphic encryption operation apparatus and method. The homomorphic encryption operation method is performed by a computing device that includes processing hardware and storage hardware, and the method includes: receiving, and storing in the storage hardware, a ciphertext including modules; receiving, and storing in the storage hardware, an operation key including a relinearization key corresponding to the ciphertext; and performing, by the processing hardware, a homomorphic encryption operation on the ciphertext, wherein a modulus of the ciphertext is determined by the processing hardware based on a dimension of the modules and a number of the modules.

Patent Agency Ranking