-
公开(公告)号：US20210389891A1
公开(公告)日：2021-12-16
申请号：US17461809
申请日：2021-08-30
发明人： Zhengyu Yang , Nithya Ramakrishnan , Allen Russell Andrews , Sudheendra Grama Sampath , T. David Evans , Clay Mayers
摘要： A method for dispatching input-output in a system. The system may include a centralized processing circuit, a plurality of persistent storage targets, a first input-output processor, and a second input-output processor. The method may include determining whether the first input-output processor is connected to a first target of the plurality of persistent storage targets; determining whether the second input-output processor is connected to the first target; and in response to determining that both the first input-output processor is connected to the first target, and the second input-output processor is connected to the first target, dispatching a first plurality of input-output requests, each to either the first input-output processor or the second input-output processor, the dispatching being in proportion to a service rate of the first input-output processor to the first target and a service rate of the second input-output processor to the first target, respectively.
-
公开(公告)号：US11740815B2
公开(公告)日：2023-08-29
申请号：US17461809
申请日：2021-08-30
发明人： Zhengyu Yang , Nithya Ramakrishnan , Allen Russell Andrews , Sudheendra Grama Sampath , T. David Evans , Clay Mayers
CPC分类号： G06F3/0635 , G06F3/0604 , G06F3/0611 , G06F3/0659 , G06F3/0673 , G06F13/1668 , G06F13/4027
摘要： A method for dispatching input-output in a system. The system may include a centralized processing circuit, a plurality of persistent storage targets, a first input-output processor, and a second input-output processor. The method may include determining whether the first input-output processor is connected to a first target of the plurality of persistent storage targets; determining whether the second input-output processor is connected to the first target; and in response to determining that both the first input-output processor is connected to the first target, and the second input-output processor is connected to the first target, dispatching a first plurality of input-output requests, each to either the first input-output processor or the second input-output processor, the dispatching being in proportion to a service rate of the first input-output processor to the first target and a service rate of the second input-output processor to the first target, respectively.
-
公开(公告)号：US20210058453A1
公开(公告)日：2021-02-25
申请号：US16706161
申请日：2019-12-06
发明人： Venkatraman Balasubramanian , Olufogorehan Adetayo Tunde-Onadele , Zhengyu Yang , Ping Terence Wong , Nithya Ramakrishnan , T. David Evans , Clay Mayers
IPC分类号： H04L29/08 , H04L12/26 , H04L12/861
摘要： A load balancing system includes: a centralized queue; a pool of resource nodes connected to the centralized queue; one or more processors; and memory coupled to the one or more processors and storing instructions that, when executed by the one or more processors, cause the one or more processors to: monitor a queue status of the centralized queue to identify a bursty traffic period; calculate an index value for a load associated with the bursty traffic period; select a load balancing strategy based on the index value; distribute the load to the pool of resource nodes based on the load balancing strategy; observe a state of the pool of resource nodes in response to the load balancing strategy; calculate a reward based on the observed state; and adjust the load balancing strategy based on the reward.
-
公开(公告)号：US20200326868A1
公开(公告)日：2020-10-15
申请号：US16459166
申请日：2019-07-01
发明人： Zhengyu Yang , Nithya Ramakrishnan , Allen Russell Andrews , Sudheendra Grama Sampath , T. David Evans , Clay Mayers
摘要： A method for dispatching input-output in a system. The system may include a centralized processing circuit, a plurality of persistent storage targets, a first input-output processor, and a second input-output processor. The method may include determining whether the first input-output processor is connected to a first target of the plurality of persistent storage targets; determining whether the second input-output processor is connected to the first target; and in response to determining that both the first input-output processor is connected to the first target, and the second input-output processor is connected to the first target, dispatching a first plurality of input-output requests, each to either the first input-output processor or the second input-output processor, the dispatching being in proportion to a service rate of the first input-output processor to the first target and a service rate of the second input-output processor to the first target, respectively.
-
公开(公告)号：US11240294B2
公开(公告)日：2022-02-01
申请号：US16706161
申请日：2019-12-06
发明人： Venkatraman Balasubramanian , Olufogorehan Adetayo Tunde-Onadele , Zhengyu Yang , Ping Terence Wong , Nithya Ramakrishnan , T. David Evans , Clay Mayers
IPC分类号： H04L29/08 , H04L12/861 , H04L12/26
摘要： A load balancing system includes: a centralized queue; a pool of resource nodes connected to the centralized queue; one or more processors; and memory coupled to the one or more processors and storing instructions that, when executed by the one or more processors, cause the one or more processors to: monitor a queue status of the centralized queue to identify a bursty traffic period; calculate an index value for a load associated with the bursty traffic period; select a load balancing strategy based on the index value; distribute the load to the pool of resource nodes based on the load balancing strategy; observe a state of the pool of resource nodes in response to the load balancing strategy; calculate a reward based on the observed state; and adjust the load balancing strategy based on the reward.
-
公开(公告)号：US11144226B2
公开(公告)日：2021-10-12
申请号：US16459166
申请日：2019-07-01
发明人： Zhengyu Yang , Nithya Ramakrishnan , Allen Russell Andrews , Sudheendra Grama Sampath , T. David Evans , Clay Mayers
摘要： A method for dispatching input-output in a system. The system may include a centralized processing circuit, a plurality of persistent storage targets, a first input-output processor, and a second input-output processor. The method may include determining whether the first input-output processor is connected to a first target of the plurality of persistent storage targets; determining whether the second input-output processor is connected to the first target; and in response to determining that both the first input-output processor is connected to the first target, and the second input-output processor is connected to the first target, dispatching a first plurality of input-output requests, each to either the first input-output processor or the second input-output processor, the dispatching being in proportion to a service rate of the first input-output processor to the first target and a service rate of the second input-output processor to the first target, respectively.
-
公开(公告)号：US10795583B2
公开(公告)日：2020-10-06
申请号：US15887980
申请日：2018-02-02
发明人： Zhengyu Yang , T. David Evans , Allen Andrews , Clay Mayers , Thomas Rory Bolt
摘要： A system for performing auto-tiering is disclosed. The system may include a plurality of storage devices offering a plurality of resources and organized into storage tiers. The storage devices may store data for virtual machines. A receiver may receive I/O commands and performance data for the virtual machines. A transmitter may transmit responses to the I/O commands. An auto-tiering controller may select storage tiers to store the data for the virtual machines and may migrate data between storage tiers responsive to the performance data. The selection of the storage tiers may optimize the performance of all virtual machines across all storage tiers, factoring the change in performance of the virtual machines and a migration cost to migrate data between storage tiers.
-
8.发明授权Method for asynchronous population of data caches used with mass storage devices 有权用于与大容量存储设备一起使用的数据高速缓存的异步总线的方法公开(公告)号：US09442859B1
公开(公告)日：2016-09-13
申请号：US13775164
申请日：2013-02-23
发明人： Thomas R. Bolt , Clay Mayers
CPC分类号： G06F12/0866 , G06F12/0855 , G06F12/0862 , G06F12/0868 , G06F12/0893 , G06F12/0897 , G06F2212/1016 , G06F2212/222 , G06F2212/283 , G06F2212/313 , G06F2212/314 , G06F2212/462
摘要： A method and system for transferring data from mass storage devices to the high speed data cache in a manner that imposes minimal overhead to the normal input/output mechanism and minimizes the load placed on the device being cached is disclosed herein. Minimizing the load placed on the slower device and minimizing the overhead of processing input/output requests results in optimal performance.
摘要翻译： 本文公开了一种用于将数据从大容量存储设备传送到高速数据高速缓存的方法和系统，其以对正常输入/输出机构施加最小开销并且使被放置在被缓存的设备上的负载最小化。 将放置在较慢设备上的负载降至最小，并最大限度地减少处理输入/输出请求的开销，从而实现最佳性能。
-
公开(公告)号：US20230359377A1
公开(公告)日：2023-11-09
申请号：US18224409
申请日：2023-07-20
发明人： Zhengyu Yang , Nithya Ramakrishnan , Allen Russell Andrews , Sudheendra Grama Sampath , T. David Evans , Clay Mayers
CPC分类号： G06F3/0635 , G06F3/0604 , G06F3/0611 , G06F13/4027 , G06F3/0673 , G06F13/1668 , G06F3/0659
摘要： A method for dispatching input-output in a system. The system may include a centralized processing circuit, a plurality of persistent storage targets, a first input-output processor, and a second input-output processor. The method may include determining whether the first input-output processor is connected to a first target of the plurality of persistent storage targets; determining whether the second input-output processor is connected to the first target; and in response to determining that both the first input-output processor is connected to the first target, and the second input-output processor is connected to the first target, dispatching a first plurality of input-output requests, each to either the first input-output processor or the second input-output processor, the dispatching being in proportion to a service rate of the first input-output processor to the first target and a service rate of the second input-output processor to the first target, respectively.
-
公开(公告)号：US11507592B2
公开(公告)日：2022-11-22
申请号：US16777882
申请日：2020-01-30
发明人： Zhengyu Yang , Thomas Edward Rainey, III , Michael Kurt Gehlen , Ping Terence Wong , Venkatraman Balasubramanian , Olufogorehan Adetayo Tunde-Onadele , Nithya Ramakrishnan , T. David Evans , Clay Mayers
摘要： A method of adapting a first key-value store to a second key-value store may include determining a conversion strategy based on one or more characteristics of the first key-value store and one or more characteristics of the second key-value store, converting the second key-value store to a converted key-value store based on the conversion strategy, and mapping the first key-value store to the converted key-value store based on a mapping function. The converted key-value store may be accessed on-the-fly. A data storage system may include a key-value interface configured to provide access to a lower key-value store, and a key-value adapter coupled to the key-value interface and configured to adapt an upper key-value store to the lower key-value store, wherein the key-value adapter may be configured to adapt at least two different types of the upper key-value store to the lower key-value store.
-
-
-
-
-
-
-
-
-
搜索结果
11 条记录 (耗时 0.017 秒)
