公开(公告)号：US20230132054A1

公开(公告)日：2023-04-27

申请号：US17848562

申请日：2022-06-24

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Wooram MYUNG ,  Donguk KWON ,  Jiwon SHIN ,  KyeongHwan JO ,  Pilsung CHOI

IPC: H01L23/00

Abstract: Disclosed is a semiconductor package including a package substrate, a semiconductor chip mounted on the package substrate, a connection solder pattern between the package substrate and the semiconductor chip, and a dummy bump between the package substrate and the semiconductor chip and spaced apart from the connection solder pattern. The connection solder pattern includes a first intermetallic compound layer, a connection solder layer, and a second intermetallic compound layer. The dummy bump includes a dummy pillar and a dummy solder pattern. A thickness of the dummy solder pattern is less than a thickness of the connection solder pattern. A melting point of the dummy solder pattern is greater than that of the connection solder layer.

公开(公告)号：US20230099351A1

公开(公告)日：2023-03-30

申请号：US17844815

申请日：2022-06-21

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Donguk KWON ,  Wooram MYUNG ,  Jiwon SHIN ,  Pilsung CHOI

IPC: H01L23/498 ,  H01L25/10 ,  H01L23/00 ,  H01L23/48

Abstract: A semiconductor package includes a lower substrate having a chip mounting region, an interconnection region surrounding the chip mounting region, and an outer region surrounding the interconnection region, and includes a lower wiring layer. A first solder resist pattern has first openings exposing bonding regions of the lower wiring layer. A semiconductor chip is on the chip mounting region and is electrically connected to the lower wiring layer. A second solder resist pattern is on the first solder resist pattern on the interconnection and outer regions and is spaced apart from the semiconductor chip, and includes second openings disposed on the first openings. An upper substrate covers the semiconductor chip, and includes an upper wiring layer. A vertical connection structure is on the interconnection region and electrically connects the upper and lower wiring layers. A solder resist spacer is on the second solder resist pattern on the outer region.

公开(公告)号：US20230119406A1

公开(公告)日：2023-04-20

申请号：US17842262

申请日：2022-06-16

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Pilsung CHOI ,  Donguk KWON ,  Sangsoo KIM ,  Wooram MYUNG ,  Jiwon SHIN ,  Sehun AHN

IPC: H01L23/498 ,  H01L23/31 ,  H01L23/00

Abstract: A semiconductor package includes: a lower substrate including a lower wiring layer; a semiconductor chip disposed on the lower substrate, the semiconductor chip including a first surface facing the lower substrate and a second surface opposite to the first surface; an upper substrate disposed on the lower substrate and the semiconductor chip, the upper substrate including a lower surface on which support members protruding toward the second surface of the semiconductor chip are disposed; a connection structure disposed between the lower substrate and the upper substrate; an encapsulant filling a space between the lower substrate and the upper substrate and encapsulating at least a portion of the semiconductor chip and the connection structure; and adhesive members disposed on the second surface of the semiconductor chip such as to correspond to the support members, respectively, the adhesive members disposed in contact with the second surface and the support members.

公开(公告)号：US20220068895A1

公开(公告)日：2022-03-03

申请号：US17236138

申请日：2021-04-21

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： SANGSOO KIM ,  SEHUN AHN ,  Pilsung CHOI ,  SUNG-KYU PARK

IPC: H01L25/10 ,  H01L23/00 ,  H01L23/31 ,  H01L23/538 ,  H01L21/48 ,  H01L21/56 ,  H01L25/00

Abstract: A semiconductor package includes a substrate having a first surface and a second surface opposite to the first surface. A semiconductor chip is on the first surface of the substrate. A passive element is on the second surface of the substrate. The substrate includes a first passive element pad and a second passive element pad that are exposed by the second surface. A dam extends downwardly from the second surface. The dam includes a first dam and a second dam. The passive element is disposed between the first dam and the second dam. The passive element includes a first electrode portion electrically connected to the first passive element pad. A second electrode portion is electrically connected to the second passive element pad.