-
公开(公告)号:US12062648B2
公开(公告)日:2024-08-13
申请号:US17484475
申请日:2021-09-24
Applicant: QUALCOMM Incorporated
Inventor: Darko Popovic , Durodami Lisk , Yue Li
IPC: H01L25/10 , H01L23/00 , H01L23/498 , H01L25/00
CPC classification number: H01L25/105 , H01L23/49816 , H01L23/49822 , H01L24/16 , H01L25/50 , H01L2224/16225
Abstract: Multiple (multi-) die integrated circuit (IC) packages for supporting higher connection density, and related fabrication methods. The multi-die IC package includes split dies that provided in respective die packages that are stacked on top of each other to conserve package area. To support signal routing, including through-package signal routing that extends through the die package, each die package includes vertical interconnects disposed adjacent to their respective dies and coupled to a respective package substrate (and interposer substrate if provided) in the package substrate. In this manner, as an example, through-silicon-vias (TSVs) are not required to be fabricated in the multi-die IC package that extend through the dies themselves to provide signal routing between the respective die packages. In another example, space created between adjacent interposer substrates of stacked die packages, as stood off from each other through the interconnect bumps, provides an area for heat dissipation.
-
公开(公告)号:US20230102167A1
公开(公告)日:2023-03-30
申请号:US17484475
申请日:2021-09-24
Applicant: QUALCOMM Incorporated
Inventor: Darko Popovic , Durodami Lisk , Yue Li
IPC: H01L25/10 , H01L23/498 , H01L23/00 , H01L25/00
Abstract: Multiple (multi-) die integrated circuit (IC) packages for supporting higher connection density, and related fabrication methods. The multi-die IC package includes split dies that provided in respective die packages that are stacked on top of each other to conserve package area. To support signal routing, including through-package signal routing that extends through the die package, each die package includes vertical interconnects disposed adjacent to their respective dies and coupled to a respective package substrate (and interposer substrate if provided) in the package substrate. In this manner, as an example, through-silicon-vias (TSVs) are not required to be fabricated in the multi-die IC package that extend through the dies themselves to provide signal routing between the respective die packages. In another example, space created between adjacent interposer substrates of stacked die packages, as stood off from each other through the interconnect bumps, provides an area for heat dissipation.
-