-
公开(公告)号:US11862070B2
公开(公告)日:2024-01-02
申请号:US17693393
申请日:2022-03-13
IPC分类号: G09G3/32 , H03F3/04 , G02F1/1362
CPC分类号: G09G3/32 , H03F3/04 , G02F1/136286 , G09G2310/027 , G09G2310/0291 , G09G2330/12
摘要: A source driver includes: a first gradation voltage generation unit generating a gradation voltage of a first polarity supplied to a pixel on a first source line; a first amplifier receiving the gradation voltage of the first polarity to an input end, amplifying it, and outputting a voltage from an output end; a second gradation voltage generation unit generating a gradation voltage of a second polarity opposite to the first polarity to be supplied to a pixel on a second source line provided in the vicinity of the first source line; a second amplifier receiving the gradation voltage of the second polarity to an input end, amplifying it, and outputting a voltage from an output end; and a voltage comparison unit comparing a voltage of the input end of the second amplifier with the voltage of the output end of the second amplifier and outputs a comparison result.
-
公开(公告)号:US11532288B2
公开(公告)日:2022-12-20
申请号:US17556500
申请日:2021-12-20
发明人: Kenichi Shigeta
IPC分类号: G09G3/36
摘要: A source driver includes a latch unit sequentially retrieving a video data signal for each data row corresponding to each of a first to n th horizontal scanning lines of the display panel, an overdrive arithmetic circuit calculating an overdrive value of the drive voltage applied to the pixel portions on an N th line based on a comparison result of comparing the data row corresponding to the N th line among the first to n th horizontal scanning lines and the data row corresponding to an (N−1) th line and a distance to the N th line from the source driver, and a voltage output unit generating the drive voltage applied to the pixel portions on the N th line based on the data row corresponding to the N th line and the overdrive value to output to the source line.
-
公开(公告)号:US12020665B2
公开(公告)日:2024-06-25
申请号:US18187671
申请日:2023-03-22
发明人: Kenichi Shigeta
IPC分类号: G09G3/36
CPC分类号: G09G3/3696 , G09G2320/0233
摘要: A first ladder resistor circuit including multiple first resistors connected to each other in series between a first connection point to which a first reference voltage is supplied and a second connection point to which a second reference voltage is supplied, and outputting multiple first divided voltages as the first reference voltages of multiple reference voltages; and a second ladder resistor circuit including multiple second resistors connected to each other in series in at least one of an area between the first connection point and a power supply terminal to which a power supply voltage higher than the first reference voltage is supplied and an area between the second connection point and a grounding terminal to which a ground potential lower than the second reference voltage is supplied, and outputting at least one second divided voltage as the second reference voltage of the plurality of reference voltages are provided.
-
-