知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

29 records (took 0.02 seconds)

    Emulating output queued behavior in a virtual output queue switch
    4.
    发明授权
    Emulating output queued behavior in a virtual output queue switch 有权

    公开(公告)号：US11290395B1

    公开(公告)日：2022-03-29

    申请号：US16933590

    申请日：2020-07-20

    Applicant: Juniper Networks, Inc.

    Inventor： Gary Goldman ,  Sarin Thomas ,  Jean-Marc Frailong ,  Harshad B Agashe

    IPC: H04L12/933 ,  H04L12/935 ,  H04L12/873 ,  H04L12/863 ,  H04L12/931 ,  H04L49/00 ,  H04L49/9057 ,  H04L49/20

    Abstract: A system and method for routing network packets. A switch fabric connects a plurality of forwarding units, including an egress forwarding unit and two or more ingress forwarding units, each ingress forwarding unit forwarding network packets to the egress forwarding unit via the switch fabric. The egress forwarding unit includes a scheduler and an output queue. Each ingress forwarding unit includes a Virtual Output Queue (VOQ) connected to the output queue and a VOQ manager. The scheduler receives time of arrival information for packet groups stored in the VOQs, determines, based on the time of arrival information for each packet group, a device resident time for each packet group, and discards the packet groups when the determined device resident time for the packet group is greater than a maximum resident time.

    Deadlock-resistant fabric tree replication in a network device
    7.
    发明授权
    Deadlock-resistant fabric tree replication in a network device 有权
    网络设备中的防僵阻结构树复制

    公开(公告)号：US09100323B1

    公开(公告)日：2015-08-04

    申请号：US14101019

    申请日：2013-12-09

    Applicant: Juniper Networks, Inc.

    Inventor： Pradeep Sindhu ,  Jean-Marc Frailong ,  Sarin Thomas ,  Srihari Vegesna ,  David J. Ofelt ,  Chang-Hong Wu

    IPC: H04L12/28 ,  H04L12/761 ,  H04L12/931 ,  H04L12/861

    CPC classification number: H04L45/16 ,  H04L12/1863 ,  H04L49/201 ,  H04L49/90 ,  H04L67/1095

    Abstract: In general, the invention is directed to techniques for reducing deadlocks that may arise when performing fabric replication. For example, as described herein, a network device includes packet replicators that each comprises a plurality of resource partitions. A replication data structure for a packet received by the network device includes packet replicator nodes that are arranged hierarchically to occupy one or more levels of the replication data structure. Each of the resource partitions in each of the plurality of packet replicators is associated with a different level of the replication data structure. The packet replicators replicate the packet according to the replication data structure, and each of the packet replicators handles the packet using the one of the resource partitions of the packet replicator that is associated with the level of the replication data structure occupied by the node that corresponds to that particular packet replicator.

    Abstract translation: 通常，本发明涉及用于减少执行织物复制时可能出现的死锁的技术。 例如，如本文所述，网络设备包括每个包括多个资源分区的分组复制器。 由网络设备接收的分组的复制数据结构包括分层布置以占据复制数据结构的一个或多个级别的分组复制者节点。 多个分组复制器中的每一个中的每个资源分区与复制数据结构的不同级别相关联。 数据包复制器根据复制数据结构复制数据包，并且每个数据包复制器使用与复制数据结构所占用的复制数据结构的级别相关联的数据包复制器的资源分区之一处理数据包 到该特定数据包复制器。

    Control plane architecture for switch fabrics
    8.
    发明授权
    Control plane architecture for switch fabrics 有权
    交换架构的控制平面架构

    公开(公告)号：US08964733B1

    公开(公告)日：2015-02-24

    申请号：US14445834

    申请日：2014-07-29

    Applicant: Juniper Networks, Inc.

    Inventor： Gunes Aybay ,  Jean-Marc Frailong

    IPC: H04L12/50 ,  H04L12/24 ,  H04L12/933 ,  H04L12/947 ,  H04Q11/00

    CPC classification number: H04L41/12 ,  H04L49/10 ,  H04L49/25 ,  H04L49/357 ,  H04Q11/0001 ,  H04Q11/0005 ,  H04Q11/0066 ,  H04Q2011/0039 ,  H04Q2011/0052 ,  H04Q2011/009

    Abstract: In some embodiments, a system includes multiple access switches, a switch fabric having multiple switch fabric portions, and a control plane processor. Each switch fabric portion is coupled to at least one access switch by a cable from a first set of cables. Each switch fabric portion is configured to receive data from the at least one access switch via the cable from the first set of cables. The control plane processor is coupled to each switch fabric portion by a cable from a second set of cables. The control plane processor is configured to send control information to each access switch via a cable from the second set of cables, a switch fabric portion, and a cable from the first set of cables. The control plane processor is configured to determine control plane connections associated with each access switch and is configured to determine data plane connections associated with each access switch as a result of the control plane connections.

    Abstract translation: 在一些实施例中，系统包括多个接入交换机，具有多个交换结构部分的交换机结构以及控制平面处理器。 每个交换结构部分通过来自第一组电缆的电缆耦合到至少一个接入交换机。 每个交换结构部分被配置为经由来自第一组电缆的电缆从至少一个接入交换机接收数据。 控制平面处理器通过来自第二组电缆的电缆耦合到每个交换结构部分。 控制平面处理器被配置为经由来自第二组电缆的电缆，交换结构部分和来自第一组电缆的电缆向每个接入交换机发送控制信息。 控制平面处理器被配置为确定与每个接入交换机相关联的控制平面连接，并且被配置为由于控制平面连接而确定与每个接入交换机相关联的数据平面连接。

    Methods and apparatus related to virtualization of data center resources
    9.
    发明授权
    Methods and apparatus related to virtualization of data center resources 有权

    公开(公告)号：US10536400B2

    公开(公告)日：2020-01-14

    申请号：US15827676

    申请日：2017-11-30

    Applicant: Juniper Networks, Inc.

    Inventor： Pradeep Sindhu ,  Gunes Aybay ,  Jean-Marc Frailong ,  Anjan Venkatramani ,  Quaizar Vohra

    IPC: H04L13/00 ,  H04L12/931 ,  H04L12/933 ,  H04L12/947

    Abstract: In one embodiment, an apparatus includes a switch core that has a multi-stage switch fabric. A first set of peripheral processing devices coupled to the multi-stage switch fabric by a set of connections that have a protocol. Each peripheral processing device from the first set of peripheral processing devices is a storage node that has virtualized resources. The virtualized resources of the first set of peripheral processing devices collectively define a virtual storage resource interconnected by the switch core. A second set of peripheral processing devices coupled to the multi-stage switch fabric by a set of connections that have the protocol. Each peripheral processing device from the first set of peripheral processing devices is a compute node that has virtualized resources. The virtualized resources of the second set of peripheral processing devices collectively define a virtual compute resource interconnected by the switch core.

    Methods and apparatus for randomly distributing traffic in a multi-path switch fabric
    10.
    发明授权
    Methods and apparatus for randomly distributing traffic in a multi-path switch fabric 有权

    公开(公告)号：US10097479B1

    公开(公告)日：2018-10-09

    申请号：US15087642

    申请日：2016-03-31

    Applicant: Juniper Networks, Inc.

    Inventor： Philip A. Thomas ,  Sarin Thomas ,  Jean-Marc Frailong ,  Pradeep Sindhu

    IPC: H04L12/947 ,  H04L12/707 ,  H04L12/935

    Abstract: In some embodiments, an apparatus comprises a schedule module within a switch fabric system. At a first time, the schedule module is configured to access a list of status indicators associated with a group of egress port indicators. The list of status indicators includes a set of status indicators each of which has a value greater than a threshold. The schedule module is configured to randomly select a status indicator from the set of status indicators and configured to reduce the value of the selected status indicator. The schedule module is then configured to send the egress port indicator associated with the selected status indicator such that a data cell is sent from an egress port associated with that egress port indicator. At a second time, when the value of every status indicator from the list of status indicators is not greater than the threshold, the schedule module is configured to increase the value of every status indicator above the threshold.

Patent Agency Ranking