-
公开(公告)号：US20200380349A1
公开(公告)日：2020-12-03
申请号：US16427598
申请日：2019-05-31
发明人： Malte Rasch , Tayfun Gokmen
摘要： Techniques for auto weight scaling a bounded weight range of RPU devices with the size of the array during ANN training are provided. In one aspect, a method of ANN training includes: initializing weight values winit in the array to a random value, wherein the array represents a weight matrix W with m rows and n columns; calculating a scaling factor β based on a size of the weight matrix W; providing digital inputs x to the array; dividing the digital inputs x by a noise and bound management factor α to obtain adjusted digital inputs x′; performing a matrix-vector multiplication of the adjusted digital inputs x′ with the array to obtain digital outputs y′; multiplying the digital outputs y′ by the noise and bound management factor α; and multiplying the digital outputs y′ by the scaling factor β to provide digital outputs y of the array.
-
公开(公告)号：US20200380348A1
公开(公告)日：2020-12-03
申请号：US16427559
申请日：2019-05-31
发明人： Malte Rasch , Tayfun Gokmen
摘要： Advanced noise and signal management techniques for RPU arrays during ANN training are provided. In one aspect of the invention, a method for ANN training includes: providing an array of RPU devices with pre-normalizers and post-normalizers; computing and pre-normalizing a mean and standard deviation of all elements of an input vector x to the array that belong to the set group of each of the pre-normalizers; and computing and post-normalizing the mean p and the standard deviation a of all elements of an output vector y that belong to the set group of each of the post-normalizers.
-
公开(公告)号：US11574694B2
公开(公告)日：2023-02-07
申请号：US16157848
申请日：2018-10-11
发明人： Effendi Leobandung , Tayfun Gokmen , Xiao Sun , Yulong Li , Malte Rasch
摘要： A method for multiple copies of a set of multi-kernel set operations in a hardware accelerated neural network includes a word line for receiving a pixel value of an input image. A bit line communicates a modified pixel value. An analog memory cell including a first capacitor stores a first kernel weight of a first kernel in one of a plurality of kernel sets such that the pixel value is operated on by the first kernel weight to produce the modified pixel value. A charge connection connects the first capacitor to at least a second capacitor storing a second kernel weight of a related kernel of a second one of the plurality of kernel sets such that charge is shared between the first capacitor and at least the second capacitor to normalize the first kernel weight and the second kernel weight.
-
4.发明申请公开(公告)号：US20200117699A1
公开(公告)日：2020-04-16
申请号：US16158056
申请日：2018-10-11
发明人： Seyoung Kim , Hyungjun Kim , Tayfun Gokmen , Malte Rasch
IPC分类号： G06F17/16
摘要： Zero-shifting techniques in analog crosspoint arrays are provided. In one aspect, an analog array-based vector-matrix multiplication includes: a weight array connected to a reference array, each including a crossbar array having a set of conductive row wires and a set of conductive column wires intersecting the set of conductive row wires, and optimizable crosspoint devices at intersections of the set of conductive column wires and the set of conductive row wires. A method for analog array-based vector-matrix computing is also provided that includes: applying repeated voltage pulses to the crosspoint devices in the weight array until all of the crosspoint devices in the weight array converge to their own symmetry point; and copying conductance values for each crosspoint device from the weight array to the reference array.
-
公开(公告)号：US11556770B2
公开(公告)日：2023-01-17
申请号：US16427598
申请日：2019-05-31
发明人： Malte Rasch , Tayfun Gokmen
摘要： Techniques for auto weight scaling a bounded weight range of RPU devices with the size of the array during ANN training are provided. In one aspect, a method of ANN training includes: initializing weight values winit in the array to a random value, wherein the array represents a weight matrix W with m rows and n columns; calculating a scaling factor β based on a size of the weight matrix W; providing digital inputs x to the array; dividing the digital inputs x by a noise and bound management factor α to obtain adjusted digital inputs x′; performing a matrix-vector multiplication of the adjusted digital inputs x′ with the array to obtain digital outputs y′; multiplying the digital outputs y′ by the noise and bound management factor α; and multiplying the digital outputs y′ by the scaling factor β to provide digital outputs y of the array.
-
公开(公告)号：US11556763B2
公开(公告)日：2023-01-17
申请号：US16279416
申请日：2019-02-19
发明人： Effendi Leobandung , Malte Rasch , Xiao Sun , Yulong Li , Zhibin Ren
摘要： Methods and systems of implementing a convolutional neural network are described. In an example, a structure may receive input signals and distribute the input signals to a plurality of unit cells. The structure may include a plurality of multi-kernel modules that may include a respective set of unit cells. A unit cell may correspond to an element of a kernel being implemented in the convolutional neural network and may include a storage component configured to store a weight of a corresponding element of the kernel. A first pass gate of the unit cell may be activated to pass a stored weight of the unit cell to a plurality of operation circuits in the corresponding unit cell, such that the stored weight may be applied to the input signals. The structure may generate a set of outputs based on the application of the stored weights to the input signals.
-
公开(公告)号：US11361218B2
公开(公告)日：2022-06-14
申请号：US16427559
申请日：2019-05-31
发明人： Malte Rasch , Tayfun Gokmen
摘要： Advanced noise and signal management techniques for RPU arrays during ANN training are provided. In one aspect of the invention, a method for ANN training includes: providing an array of RPU devices with pre-normalizers and post-normalizers; computing and pre-normalizing a mean and standard deviation of all elements of an input vector x to the array that belong to the set group of each of the pre-normalizers; and computing and post-normalizing the mean μ and the standard deviation σ of all elements of an output vector y that belong to the set group of each of the post-normalizers.
-
公开(公告)号：US11537863B2
公开(公告)日：2022-12-27
申请号：US16568950
申请日：2019-09-12
发明人： Effendi Leobandung , Zhibin Ren , Malte Rasch
摘要： A resistive processing unit cell includes a weight storage device to store a weight value of the resistive processing unit cell, and multiple circuit blocks. Each circuit block includes a weight update circuit coupled to dedicated update control lines, and a weight read circuit coupled to dedicated read control lines. The circuit blocks are configured to operate in parallel to (i) perform separate weight read operations in which each read circuit generates a read current based on a stored weight value, and outputs the read current on the dedicated read control lines of the read circuit, and (ii) perform separate weight update operations in which each update circuit receives respective update control signals on the dedicated update control lines, generates update currents based on the respective update control signals, and applies the update current to the weight storage device to adjust the weight value based on the update current.
-
公开(公告)号：US11443176B2
公开(公告)日：2022-09-13
申请号：US16362031
申请日：2019-03-22
发明人： Malte Rasch , Tayfun Gokmen , Mattia Rigotti , Wilfried Haensch
摘要： Mechanisms are provided for acceleration of convolutional neural networks on analog arrays. Input ports receive image signals from frames in an input image. Input memory arrays store the image signals received from the input ports into a respective input memory location to create a plurality of image sub-regions in input memory arrays. A distributor associated each of a set of analog array tiles in an analog array to a part of image sub-regions of the input memory arrays, so that one or more of a set of analog memory components is associated with the image signals in a distribution order to create a respective output signal. An assembler stores each of the respective output signals into one of a set of memory outputs in an output order that is determined by the distribution order.
-
公开(公告)号：US20210081775A1
公开(公告)日：2021-03-18
申请号：US16568950
申请日：2019-09-12
发明人： Effendi Leobandung , Zhibin Ren , Malte Rasch
摘要： A resistive processing unit cell includes a weight storage device to store a weight value of the resistive processing unit cell, and multiple circuit blocks. Each circuit block includes a weight update circuit coupled to dedicated update control lines, and a weight read circuit coupled to dedicated read control lines. The circuit blocks are configured to operate in parallel to (i) perform separate weight read operations in which each read circuit generates a read current based on a stored weight value, and outputs the read current on the dedicated read control lines of the read circuit, and (ii) perform separate weight update operations in which each update circuit receives respective update control signals on the dedicated update control lines, generates update currents based on the respective update control signals, and applies the update current to the weight storage device to adjust the weight value based on the update current.
-
-
-
-
-
-
-
-
-
搜索结果
14 条记录 (耗时 0.019 秒)
