公开(公告)号：US20170168842A1

公开(公告)日：2017-06-15

申请号：US15026824

申请日：2015-07-21

Applicant: Capital Microelectronics co., Ltd.

Inventor： Xian YANG ,  Qinghua XUE

IPC: G06F9/44 ,  G06F12/06

Abstract: A circuit and method of power on initialization for a configuration memory of an FPGA. The circuit includes: a decoding circuit, a driving circuit, and a configuration memory, where when 0 is written for the 1st time, the decoding circuit turns on a word line corresponding to an address in the configuration memory, and the driving circuit writes content of the word line into 0; and when 0 is written for the ith time, the decoding circuit turns on at least one word line corresponding to at least one address in the configuration memory, and the driving circuit writes content of each word line in the at least one word line into 0, the number of the at least one address being less than or equal to a sum of addresses that have completed writing of 0 for the previous (i−1)th time.