公开(公告)号：US11442863B2

公开(公告)日：2022-09-13

申请号：US17093792

申请日：2020-11-10

Applicant: Arm Limited

Inventor： Alexander Cole Shulyak ,  Adrian Montero ,  Joseph Michael Pusdesris ,  Karthik Sundaram ,  Yasuo Ishii

IPC: G06F12/0862

Abstract: Data processing apparatuses and methods of processing data are disclosed. The operations comprise: storing copies of data items; and storing, in a producer pattern history table, a plurality of producer-consumer relationships, each defining an association between producer load indicator and a plurality of consumer load entries, each consumer load entry comprising a consumer load indicator and one or more usefulness metrics. Further steps comprise: initiating, in response to a data load from an address corresponding to the producer load indicator in the producer pattern history table and when at least one of the corresponding one or more usefulness meets a criterion, a producer prefetch of data to be prefetched for storing as a local copy; and issuing, when the data is returned, one or more consumer prefetches to return consumer data from a consumer address generated from the data returned by the producer prefetch and a consumer load indicator of a consumer load entry.

公开(公告)号：US10810126B2

公开(公告)日：2020-10-20

申请号：US16139517

申请日：2018-09-24

Applicant: Arm Limited

Inventor： Joseph Michael Pusdesris ,  Adrian Montero ,  Klas Magnus Bruce ,  Chris Abernathy

IPC: G06F12/08 ,  G06F12/0862 ,  G06F11/34 ,  G06F12/0871

Abstract: The present disclosure is concerned with improvements to cache systems that can be used to improve the performance (e.g. hit performance) and/or bandwidth within a memory hierarchy. For instance, a data processing apparatus is provided that comprises a cache. Access circuitry receives one or more requests for data and when the data is present in the cache the data is returned. Retrieval circuitry retrieves the data and stores the data in the cache, either proactively or in response to the one or more requests for the data. Control circuitry evicts the data from the cache and, in dependence on at least one condition, stores the data in the further cache. The at least one condition comprises a requirement that the data was stored into the cache proactively and that a number of the one or more requests is above a threshold value.

公开(公告)号：US10776043B2

公开(公告)日：2020-09-15

申请号：US16118610

申请日：2018-08-31

Applicant: Arm Limited

Inventor： Adrian Montero ,  Miles Robert Dooley ,  Joseph Michael Pusdesris ,  Klas Magnus Bruce ,  Chris Abernathy

IPC: G06F3/06 ,  G11B19/04 ,  G06F9/50 ,  G06F12/0862 ,  G06F12/0815

Abstract: Storage circuitry is provided, that is designed to form part of a memory hierarchy. The storage circuitry comprises receiver circuitry for receiving a request to obtain data from the memory hierarchy. Transfer circuitry causes the data to be stored at a selected destination in response to the request, wherein the selected destination is selected in dependence on at least one selection condition. Tracker circuitry tracks the request while the request is unresolved. If at least one selection condition is met then the destination is the storage circuitry and otherwise the destination is other storage circuitry in the memory hierarchy.

公开(公告)号：US11385896B2

公开(公告)日：2022-07-12

申请号：US15930907

申请日：2020-05-13

Applicant: Arm Limited

Inventor： Alexander Cole Shulyak ,  Joseph Michael Pusdesris ,  Adrian Montero ,  Balaji Vijayan

IPC: G06F9/38 ,  G06F9/345

Abstract: An apparatus and method are provided. The apparatus comprises storage circuitry to store a plurality of data elements. Processing circuitry executes a stream of instructions comprising access instructions that access some of the data elements at given locations. Training circuitry determines a pattern of the given locations based on the access instructions. Prefetch circuitry performs prefetches based on the pattern and filter circuitry filters the access instructions used by the training circuitry to determine the pattern by including discontinuous access instructions whose given location raises a discontinuity with the given location of a previous access instruction. In this way, it is possible to perform prefetching by calculating, rather than guessing, at a cumulative stride between the access instructions.

公开(公告)号：US20200097410A1

公开(公告)日：2020-03-26

申请号：US16139517

申请日：2018-09-24

Applicant: Arm Limited

Inventor： Joseph Michael Pusdesris ,  Adrian Montero ,  Klas Magnus Bruce ,  Chris Abernathy

IPC: G06F12/0862 ,  G06F12/0871 ,  G06F11/34

Abstract: The present disclosure is concerned with improvements to cache systems that can be used to improve the performance (e.g. hit performance) and/or bandwidth within a memory hierarchy. For instance, a data processing apparatus is provided that comprises a cache. Access circuitry receives one or more requests for data and when the data is present in the cache the data is returned. Retrieval circuitry retrieves the data and stores the data in the cache, either proactively or in response to the one or more requests for the data. Control circuitry evicts the data from the cache and, in dependence on at least one condition, stores the data in the further cache. The at least one condition comprises a requirement that the data was stored into the cache proactively and that a number of the one or more requests is above a threshold value.

公开(公告)号：US10102143B2

公开(公告)日：2018-10-16

申请号：US15294031

申请日：2016-10-14

Applicant: ARM LIMITED

Inventor： Barry Duane Williamson ,  Michael Filippo ,  . Abhishek Raja ,  Adrian Montero ,  Miles Robert Dooley

IPC: G06F12/08 ,  G06F12/1045 ,  G06F12/128 ,  G06F12/1009

Abstract: A data processing system 2 includes an address translation cache 12 to store a plurality of address translation entries. Eviction control circuitry 10 selects a victim entry for eviction from address translation cache 12 using an eviction control parameter. The address translation cache 12 can store multiple different types of entry corresponding to respective different levels of address translation within a multiple-level page table walk. The different types of entry have different eviction control parameters assigned at the time of allocation. Eviction from the address translation cache is dependent upon the entry type, as well as the subsequent accesses to the entry concerned and the other entries within the address translation cache.