公开(公告)号：US20170277245A1

公开(公告)日：2017-09-28

申请号：US15219984

申请日：2016-07-26

Applicant: Apple Inc.

Inventor： Alexander Paley ,  Andrew W. Vogan ,  Eran Sandel ,  Lior Mouler ,  Liran Erez ,  Matthew J. Byom ,  Muhammad N. Ashraf ,  Roman Guy

IPC: G06F1/32 ,  G06F1/26

CPC classification number: G06F1/3275 ,  G06F1/263 ,  G06F1/30 ,  G06F1/3287 ,  G06F11/00

Abstract: Systems and methods for handling sudden power failures in non-volatile memory devices such as solid state drives are provided by having the non-volatile memory device boot up in a low power write mode, which limits substantially all programming operations to a single level cell (SLC) mode, as opposed to a normal mode in which the programming operations can be performed in a multi-level cell (MLC) mode. Thus, if the system experiences a sudden power failure when it is being powered solely by AC derived power and the battery is below a level sufficient for powering the device while it is programming in the SLC mode, data integrity will be preserved because the programming operation was being performed in SLC mode. The non-volatile memory device may be permitted to exit out the low power write mode into the normal mode when the charge level of the battery is sufficient for powering the system.

公开(公告)号：US09990023B2

公开(公告)日：2018-06-05

申请号：US15219984

申请日：2016-07-26

Applicant: Apple Inc.

Inventor： Alexander Paley ,  Andrew W. Vogan ,  Eran Sandel ,  Lior Mouler ,  Liran Erez ,  Matthew J. Byom ,  Muhammad N. Ashraf ,  Roman Guy

IPC: G06F1/32 ,  G06F1/26

CPC classification number: G06F1/3275 ,  G06F1/263 ,  G06F1/30 ,  G06F1/3287 ,  G06F11/00

Abstract: Systems and methods for handling sudden power failures in non-volatile memory devices such as solid state drives are provided by having the non-volatile memory device boot up in a low power write mode, which limits substantially all programming operations to a single level cell (SLC) mode, as opposed to a normal mode in which the programming operations can be performed in a multi-level cell (MLC) mode. Thus, if the system experiences a sudden power failure when it is being powered solely by AC derived power and the battery is below a level sufficient for powering the device while it is programming in the SLC mode, data integrity will be preserved because the programming operation was being performed in SLC mode. The non-volatile memory device may be permitted to exit out the low power write mode into the normal mode when the charge level of the battery is sufficient for powering the system.